STM32WB09XE datasheet(16/73 Pages) STMICROELECTRONICS

16 / 73 page

•

All GPIOs can wake up the system

At wakeup, all the hardware resources located in the digital power domain that are OFF during Deepstop mode,

are reset. The CPU reboots. The wakeup reason is visible in the register of the power controller.

3.10.3

Shutdown mode

The Shutdown mode is the least power consuming mode.

The conditions to enter Shutdown mode are the same conditions needed to enter Deepstop mode except that the

LPMS bit of the power controller unit is 1.

In Shutdown mode, the STM3WB09xE is in ultra-low power consumption: all voltage regulators, clocks and the

RF interface are not powered. The STM3WB09xE can enter shutdown mode by internal software sequence. The

only way to exit shutdown mode is by asserting and deasserting the RSTN pin or through a configurable pulse on

PB0 pin.

In Shutdown mode:

•

The system is powered down as both the regulators are OFF

•

The VDDIO power domain is ON

•

All the clocks are OFF, LSI and LSE are OFF

•

The I/Os pull-up and pull-down can be controlled during Shutdown mode, depending on the software

configuration

•

The only wakeup source is a low pulse on the RSTN pin or a configurable pulse on PB0 pin

•

The exit from Shutdown is similar to a POR startup. The PDR feature can be enabled or disabled during

Shutdown

3.11

Clock management

Three different clock sources may be used to drive the system clock of the STM3WB09xE:

•

HSI: high speed internal 64 MHz RC oscillator

•

PLL64M: 64 MHz PLL clock

•

HSE: high speed 32 MHz external crystal

The STM3WB09xE has also a low-speed clock tree used by some timers in the radio, RTC, IWDG and LPUART.

Three different clock sources can be used for this low-speed clock tree:

•

Low-speed internal (LSI): low-speed and low drift internal RC with a fixed frequency between 24 kHz and

49 kHz depending on the sample

•

Low-speed external (LSE) from:

–

An external crystal 32.768 kHz

–

A single-ended 32.738 kHz input signal

•

A 32 kHz clock obtained by dividing HSI or HSE. In this case, the slow clock is not available in Deepstop

low-power mode

By default, after a system reset, all low-speed sources are OFF.

Both the activation and the selection of the slow clock are relevant during the Deepstop mode and at wakeup as

slow clock generates a clock for the timers involved in wakeup event generation.

The HSI and the PLL64M clocks are provided by the same analog block called RC64MPLL. The 64 MHz clock

output by this block can be:

•

A non-accurate clock when no external XO provides an input clock to this block (HSI)

•

An accurate clock when the external XO provides the 32 MHz and once its internal PLL is locked (PLL64M)

After reset, the CLK_SYS is divided by four to provide a 16 MHz to the whole system (CPU, DMA, memories and

peripherals).

STM32WB09xE

Functional overview

DS14210 - Rev 6

page 16/73

STM32WB09XE bảng dữ liệu(PDF) 16 Page - STMicroelectronics

STM32WB09XE bảng dữ liệu(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL