STM32WB09XE datasheet(51/73 Pages) STMICROELECTRONICS

51 / 73 page

6.3.16

I/O port characteristics

Unless otherwise specified, the parameters given in the tables below are derived from tests performed under the

conditions summarized in Table 13. All I/Os are designed as CMOS-compliant.

The characteristics below are guaranteed by characterization.

Table 36. I/O static characteristics

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

VIL

I/O input low level voltage

1.62 V < VDD < 3.6 V

0.3 x VDD

VIH

I/O input high level voltage

0.7 x VDD

Ilkg

Input leakage current

0 <= VIN <= Max(VDDx)(1)

+/-100

Max(VDDx)(1) <= VIN <= Max(VDDx)(1) +1 V

650

Max(VDDx)(1) + 1 V < VIN <= 5.5 V

200

RPU

Pull-up resistor

VIN = GND

kΩ

RPD

Pull-down resistor

VIN = VDD

CIO

I/O pin capacitance

1. Max(VDDx) is the maximum value among all the I/O supplies.

All I/Os are CMOS-compliant (no software configuration required).

GPIOs (general purpose input/outputs) can sink or source up to ±8 mA and sink or source up to ± 20 mA (with a

relaxed VOL / VOH).

In the user application, the number of I/O pins that can drive current must be limited to respect the absolute

maximum rating specified.

•

The sum of currents sourced by all I/Os on VDD, plus the maximum consumption of MCU sourced on VDD,

cannot exceed the absolute maximum rating ΣIVDD

•

The sum of currents sunk by all I/Os on VSS, plus the maximum consumption of the MCU sunk on GND,

cannot exceed the absolute maximum rating ΣIVGND

The characteristics below are guaranteed by characterization.

Table 37. Output voltage characteristics

Symbol

Parameter

Conditions

Min.

Max.

Unit

VOL

Output low level voltage for I/O pin

CMOS port(1) |IIO| = 8 mA VDD ≥ 2.7 V

0.4

VOH

Output high level voltage for I/O pin

VDD -0.4

VOL

Output low level voltage for I/O pin

|IIO| = 20 mA VDD ≥ 2.7 V

1.3

VOH

Output high level voltage for I/O pin

VDD -1.3

VOL

Output low level voltage for I/O pin

|IIO| = 4 mA VDD ≥ 1.62 V

0.4

VOH

Output high level voltage for I/O pin

VDD-0.45

1. CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

6.3.17

RSTN pin characteristics

The RSTN pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU.

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the

ambient temperature and supply voltage conditions summarized in Table 13.

The characteristics below are guaranteed by design.

STM32WB09xE

Electrical characteristics

DS14210 - Rev 6

page 51/73

STM32WB09XE bảng dữ liệu(PDF) 51 Page - STMicroelectronics

STM32WB09XE bảng dữ liệu(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL