MFRC522 datasheet(17/109 Pages) NXP

17 / 109 page

112132

Product data sheet

Rev. 3.2 — 22 May 2007

17 of 109

NXP Semiconductors

MFRC522

Contactless Reader IC

9.2.1.6

DivIRqReg

Contains Interrupt Request bits

LoAlertIRq

Set to logic 1, when bit LoAlert in register Status1Reg is set. In opposition to

LoAlert, LoAlertIRq stores this event and can only be reset as indicated by bit

Set1.

ErrIRq

Set to logic 1 if any error bit in the ErrorReg Register is set.

TimerIRq

Set to logic 1 when the timer decrements the TimerValue Register to zero.

Table 16:

Description of CommIRqReg bits …continued

All bits in the register CommIRqReg shall be cleared by software.

Bit

Symbol

Description

Table 17:

DivIRqReg register (address 05h); reset value: X0h

Bit

Symbol

Set2

MfinActIRq

CRCIRq

Access

Rights

wRFU

RFU

Table 18:

Description of DivIRqReg bits

All bits in the register DivIRqReg shall be cleared by software.

Bit

Symbol

Description

Set2

Set to logic 1, Set2 defines that the marked bits in the register

DivIRqReg are set.

Set to logic 0, Set2 defines, that the marked bits in the register

DivIRqReg are cleared

6 to 5

Reserved for future use.

MfinActIRq

Set to logic 1, when MFIN is active. This interrupt is set when either a

rising or falling signal edge is detected.

Reserved for future use.

CRCIRq

Set to logic 1, when the CRC command is active and all data are

processed.

1 to 0

Reserved for future use.

MFRC522 bảng dữ liệu(PDF) 17 Page - NXP Semiconductors

MFRC522 bảng dữ liệu(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL