công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DAC38RF80IAAV bảng dữ liệu(PDF) 90 Page - Texas Instruments

tên linh kiện DAC38RF80IAAV
Giải thích chi tiết về linh kiện  DAC38RFxx Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI2 [Texas Instruments]
Trang chủ  https://www.ti.com
Logo TI2 - Texas Instruments

DAC38RF80IAAV bảng dữ liệu(HTML) 90 Page - Texas Instruments

Back Button DAC38RF80IAAV Datasheet HTML 86Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 87Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 88Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 89Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 90Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 91Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 92Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 93Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 94Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 160 page
background image
7.5.15 JESD FIFO Control Register (address = 0x0D)[reset = 0x8000]
Figure 7-48. JESD FIFO Control Register (JESD_FIFO)
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
x
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
0
0
0
0
1
1
0
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-58. JESD_FIFO Field Descriptions
Bit
Field
Type
Reset
Description
15
FIFO_ZEROS_DATA
R/W
1
When asserted FIFO errors zero the data out of the
JESD block. For test purposes this could be turned off
to allow test patterns in the FIFO.
14:13
NOT USED
R/W
000
Not Used
12
SRDS_FIFO_ALM_CLR
R/W
0
Set to 1 to clear FIFO errors. Must be set to 0 for proper
FIFO operation
11
Not used
R/W
0
Not used
10:8
FIFO_OFFSET
R/W
0000
Used to set the difference between read and write
pointers in the JESD FIFO.
7:1
Reserved
R/W
0
Reserved
0
SPI_TXENABLE
R/W
0
When asserted the internal value of txenable = '1'
7.5.16 Alarm Mask 1 Register (address = 0x0E) [reset = 0x00FF]
Figure 7-49. Alarm Mask 1 Register (ALM_MASK1)
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
x
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
0
0
0
0
1
1
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
DAC38RF80, DAC38RF83, DAC38RF84
DAC38RF85, DAC38RF90, DAC38RF93
SLASEA3D – DECEMBER 2016 – REVISED DECEMBER 2023
www.ti.com
90
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: DAC38RF80 DAC38RF83 DAC38RF84 DAC38RF85 DAC38RF90 DAC38RF93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com