DAC38RF80IAAV datasheet(76/160 Pages) TI2

76 / 160 page

Figure 7-32 shows the serial interface timing diagram for a DAC38RFxx write operation. SCLK is the serial

interface clock input to DAC38RFxx. Serial data enable S DEN is an active low input to DAC38RFxx. SDIO is

serial data input. Input data to DAC38RFxx is clocked on the rising edges of SCLK.

rwb

D15

D14

D13

D12

D11

D10

Instruction Cycle

Data Transfer Cycle

tS(SDEN\)

tS(SDIO) tH(SDIO)

tSCLK

SDEN\

SCLK

SDIO

SDEN\

SCLK

SDIO

Figure 7-32. Serial Interface Write Timing Diagram

Figure 7-33 shows the serial interface timing diagram for a DAC38RFxx read operation. SCLK is the serial

interface clock input to DAC38RFxx. Serial data enable SDEN\ is an active low input to DAC38RFxx. SDIO is

serial data input during the instruction cycle. In 3 pin configuration, SDIO is data out from the DAC38RFxx during

the data transfer cycle, while SDO is in a high-impedance state. In 4 pin configuration, both SDIO and SDO are

data out from the DAC38RFxx during the data transfer cycle. At the end of the data transfer, SDIO and SDO will

output low on the final falling edge of SCLK until the rising edge of SDEN when they will 3-state.

rwb

D15

D14

D13

D12

D11

D10

Instruction Cycle

Data Transfer Cycle

td(Data)

SDEN\

SCLK

SDIO

SDEN\

SCLK

SDIO

SDO

D15

D14

D13

D12

D11

D10

SDO

Data n

Data n-1

Figure 7-33. Serial Interface Read Timing Diagram

n the SIF interface there are four types of registers:

7.4.5.1 NORMAL (RW)

The NORMAL register type allows data to be written and read from. All 16-bits of the data are registered at

the same time. There is no synchronizing with an internal clock thus all register writes are asynchronous with

respect to internal clocks. There are three subtypes of NORMAL:

1. AUTOSYNC: A NORMAL register that causes a sync to be generated after the write is finished. These are

used when it is desirable to synchronize the block after writing the register or for a single field that spans

across multiple registers. For instance, the NCO requires three 16-bit register writes to set the frequency.

Upon writing the last of these registers an autosync is generated to deliver the entire field to the NCO block

DAC38RF80, DAC38RF83, DAC38RF84

DAC38RF85, DAC38RF90, DAC38RF93

SLASEA3D – DECEMBER 2016 – REVISED DECEMBER 2023

www.ti.com

Submit Document Feedback

Product Folder Links: DAC38RF80 DAC38RF83 DAC38RF84 DAC38RF85 DAC38RF90 DAC38RF93

DAC38RF80IAAV bảng dữ liệu(PDF) 76 Page - Texas Instruments

DAC38RF80IAAV bảng dữ liệu(HTML) 76 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL