| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STW4810CHDRLF bảng dữ liệu(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW4810CHDRLF bảng dữ liệu(HTML) 18 Page - STMicroelectronics |
|
18 / 78 page ![]() Functional description STw4810 18/78 4.2.2 POWER OFF / VDDOK ● In case of VDDOK falling edge due to under voltage on VCORE or VIO_VMEM detected, or ‘it_twarn’ bit set to “1” ( Table 18), then multimedia processor is reset (PORn low during a minimum time of 312.5 µs) and restarted with no time-out. (see Figure 5). In case of VDDOK falling edge because PWREN balls equals “0”, there is no reset (PORn still high). ● In case of PON falling edge (STw4810 switched off from modem) multimedia processor is also reset with no time-out. We consider that clean switch off between modem and multimedia processor is done by software directly. Figure 5. VDDOK block diagram 4.2.3 Sleep mode STw4810 goes into sleep mode by different ways. Whether VCORE, VIO_VMEM and VAUX are programmed to sleep mode or not is indicated in Table 27. Digital block & vcore_monitor vio_monitor & VDDOK it_twarn Reg status register reset after read operation or PON falling edge or PORN_VBAT. mask_twarn VDDOK PORn 312.5 µs (10* 32 Khz) Under voltage detection Operating voltage threshold value reached PWREN |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |