TMPR4937 datasheet(119/552 Pages) TOSHIBA

119 / 552 page

Chapter 7 External Bus Controller

7-19

Figure 7.3.14 Ready Input Timing (Write Cycle)

7.3.8

Clock Options

External devices connected to the external bus can use the SYSCLK signal as the clock. The

SYSCLK signal clock frequency can be set to one of the following divisions of the internal bus clock

(GBUSCLK): 1/1, 1/2, 1/3, 1/4. The ADDR[14:13] signal is used to set this frequency during reset, and

the setting is reflected in the SYSCLK Division Ratio field (CCFG.SYSSP) of the Chip Configuration

The operation reference clock frequency can be set to one of the following divisions of the internal

bus clock (GBUSCLK) for each channel independent of the SYSCLK signal clock frequency: 1/1, 1/2,

1/3, 1/4. The external signal of the External Bus Controller operates synchronous to this operation

clock. The Bus Speed field (EBCCRn.SP) of the External Bus Channel Control Register sets this

frequency.

Please set the same value as CCFG.SYSSP to EBCCRn.SP when the external device uses the

SYSCLK signal. If these two values do not match, then the channel, the operation reference clock, and

the SYSCLK signal will no longer be synchronous and will not operate properly.

SYSCLK

ADDR [19:0]

SWE*/BWE*

DATA [31:0]

ACK*/READY

(Input)

3 clocks

4 clocks

CE*

Acknowledge Ready

EBCCRn.PWT:WT=2

EBCCRn.SHWT=0

Start Ready

Check

3 clocks

SYSCLK

CE*

ADDR [19:0]

SWE*/BWE*

DATA [31:0]

ACK*/READY

(Input)

4 clocks

Acknowledge Ready

EBCCRn.PWT:WT=2

EBCCRn.SHWT=0

TMPR4937 bảng dữ liệu(PDF) 119 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 119 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL