công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SC16C852LIB bảng dữ liệu(PDF) 33 Page - NXP Semiconductors

tên linh kiện SC16C852LIB
Giải thích chi tiết về linh kiện  1.8 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode bus interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C852LIB bảng dữ liệu(HTML) 33 Page - NXP Semiconductors

Back Button SC16C852LIB Datasheet HTML 29Page - NXP Semiconductors SC16C852LIB Datasheet HTML 30Page - NXP Semiconductors SC16C852LIB Datasheet HTML 31Page - NXP Semiconductors SC16C852LIB Datasheet HTML 32Page - NXP Semiconductors SC16C852LIB Datasheet HTML 33Page - NXP Semiconductors SC16C852LIB Datasheet HTML 34Page - NXP Semiconductors SC16C852LIB Datasheet HTML 35Page - NXP Semiconductors SC16C852LIB Datasheet HTML 36Page - NXP Semiconductors SC16C852LIB Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 60 page
background image
SC16C852L_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 25 January 2007
33 of 60
NXP Semiconductors
SC16C852L
1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder
7.9 Extra Feature Control Register (EFCR)
This is a write-only register, and it allows the software access to these registers: first extra
feature register set, second extra feature register set, Transmit FIFO Level Counter
(TXLVLCNT), and Receive FIFO Level Counter (RXLVLCNT).
Remark: EFCR[2:1] has higher priority than EFCR[0]. TXLVLCNT and RXLVLCNT can
only be accessed if EFCR[2:1] are zeroes.
7.10 Scratchpad Register (SPR)
The SC16C852L provides a temporary data register to store 8 bits of user information.
7.11 Division Latch (DLL and DLM)
These are two 8-bit registers which store the 16-bit divisor for generation of the baud clock
in the baud rate generator. DLM, stores the most significant part of the divisor. DLL stores
the least significant part of the division.
7.12 Transmit FIFO Level Count (TXLVLCNT)
This register is a read-only register. It reports the number of characters available in the
transmit FIFO.
7.13 Receive FIFO Level Count (RXLVLCNT)
This register is a read-only register. It reports the fill level of the receive FIFO (the number
of characters in the RX FIFO).
Table 24.
Extra Feature Control Register bits description
Bit
Symbol
Description
7:3
EFCR[7:3]
reserved
2:1
EFCR[2:1]
Enable Extra Feature Control bits
00 = General register set is accessible
01 = First extra feature register set is accessible
10 = Second extra feature register set is accessible
11 = reserved
0
EFCR[0]
Enable TXLVLCNT and RXLVLCNT access
0 = TXLVLCNT and RXLVLCNT are disabled
1 = TXLVLCNT and RXLVLCNT are enabled and can be read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com