PM7347 datasheet(46/341 Pages) PMC

46 / 341 page

S/UNI®-JET Data Sheet

Released

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

Document ID: PMC-1990267, Issue 3

Pin Name

Type

No.

Function

DTCA

Output

J17

The Direct Access Transmit Cell Available (DTCA) output

signals indicate when a cell is available in the transmit

FIFO.

When high, DTCA indicates that the corresponding

transmit FIFO is not full and a complete cell may be

written. DTCA can be configured to indicate either that

the corresponding transmit FIFO is near full and can

accept no more than four writes or that the

corresponding transmit FIFO is full. DTCA will thus

transition low on the rising edge of TFCLK which

samples Payload byte 43 (TCALEVEL0=0) or 47

(TCALEVEL0=1) for the 8-bit interface (ATM8=1), or the

rising edge of TFCLK which samples Payload word 19

(TCALEVEL0=0) or 23 (TCALEVEL0=1) for the 16-bit

interface (ATM8=0).

To reduce FIFO latency, the FIFO depth at which DTCA

indicates "full" can be set to one, two, three or four cells.

Note: Regardless of what fill level DTCA is set to indicate

"full" at, the transmit cell processor can store four

complete cells.

The polarity of DTCA (with respect to the description

above) is inverted when the TCAINV register bit is set to

logic one.

The DTCA outputs can be used to support Utopia Direct

Access mode.

RDAT[15]

RDAT[14]

RDAT[13]

RDAT[12]

RDAT[11]

RDAT[10]

RDAT[9]

RDAT[8]

RDAT[7]

RDAT[6]

RDAT[5]

RDAT[4]

RDAT[3]

RDAT[2]

RDAT[1]

RDAT[0]

Output

T20

T19

R17

T18

U20

U19

T17

U18

V17

U16

W17

Y17

V16

U15

W16

Y16

The Receive Cell Data Bus (RDAT[15:0]) bus carries the

ATM cell octets that are read from the receive ATM FIFO

selected by RADR[2:0]. RDAT[15:0] is tri-stated when

RENB is high. RDAT[15:0] is updated on the rising edge

of RFCLK.

The S/UNI-JET can be configured to operate with an 8-

bit wide or 16-bit wide ATM data interface via the ATM8

input pin. RDAT[15:8] will remain tri-stated if ATM8 is set

to logic one.

RDAT[15:0] is tri-stated when either the null-PHY

address (7H) or an address not matching the address

space set by PHY_ADR[2:0] is latched from the

RADR[2:0] inputs when RENB is high.

PM7347 bảng dữ liệu(PDF) 46 Page - PMC-Sierra, Inc

PM7347 bảng dữ liệu(HTML) 46 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL