TUSB8020BPHPR datasheet(23/44 Pages) TI

23 / 44 page

TUSB8020B

www.ti.com

SLLSEF6C – JULY 2014 – REVISED JUNE 2017

Product Folder Links: TUSB8020B

Submit Documentation Feedback

8.5.1.21 Additional Feature Configuration Register (offset = F0h)

Figure 23. Register Offset F0h

R/W

LEGEND: R/W = Read/Write; R = Read only; –n = value after reset

Table 24. Bit Descriptions – Additional Feature Configuration Register

Bit

Field Name

Access

Reset

Description

7:1

RSVD

Reserved. Read only, returns 0 when read.

usb3spreadDis

USB3 Spread Spectrum Disable. This bit allows firmware to disable the spread spectrum

function of the USB3 phy PLL.

0 = Spread spectrum function is enabled

1= Spread spectrum function is disabled

This bit is loaded at the deassertion of reset with the value of the SCL/SMBCLK terminal.

8.5.1.22 Charging Port Control Register (offset = F2h)

Figure 24. Register Offset F2h

R/W

LEGEND: R/W = Read/Write; R = Read only; –n = value after reset

Table 25. Bit Descriptions – Charging Port Control Register

Bit

Field Name

Access

Reset

Description

7:4

RSVD

Reserved. Read only, returns 0 when read.

3:1

pwronTime

Power-On Delay Time. When dsportEcrEn is set, this field sets the delay time from the

removal disable of PWRCTL to the enable of PWRCTL when transitioning battery charging

modes. For example, when disabling the power on a transition from custom charging mode

to Dedicated Charging Port Mode. The nominal timing is defined as follows:

TPWRON_EN = (pwronTime + 1) × 200 ms

(1)

These registers may be overwritten by EEPROM contents or by an SMBus host.

RSVD

Reserved. This bit is reserved and should not be altered from the default.

TUSB8020BPHPR bảng dữ liệu(PDF) 23 Page - Texas Instruments

TUSB8020BPHPR bảng dữ liệu(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL