công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST7LITE49M bảng dữ liệu(PDF) 27 Page - STMicroelectronics

tên linh kiện ST7LITE49M
Giải thích chi tiết về linh kiện  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49M bảng dữ liệu(HTML) 27 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 23Page - STMicroelectronics ST7LITE49M Datasheet HTML 24Page - STMicroelectronics ST7LITE49M Datasheet HTML 25Page - STMicroelectronics ST7LITE49M Datasheet HTML 26Page - STMicroelectronics ST7LITE49M Datasheet HTML 27Page - STMicroelectronics ST7LITE49M Datasheet HTML 28Page - STMicroelectronics ST7LITE49M Datasheet HTML 29Page - STMicroelectronics ST7LITE49M Datasheet HTML 30Page - STMicroelectronics ST7LITE49M Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 188 page
background image
ST7LITE49M
Data EEPROM
27/188
Figure 8.
Data EEPROM write operation
1.
If a programming cycle is interrupted (by a reset action), the integrity of the data in memory is not
guaranteed.
5.4
Power saving modes
5.4.1
Wait mode
The DATA EEPROM can enter Wait mode on execution of the WFI instruction of the
microcontroller or when the microcontroller enters Active-Halt mode.The DATA EEPROM
will immediately enter this mode if there is no programming in progress, otherwise the DATA
EEPROM will finish the cycle and then enter Wait mode.
5.4.2
Active-Halt mode
Refer to Wait mode.
5.4.3
Halt mode
The DATA EEPROM immediately enters Halt mode if the microcontroller executes the HALT
instruction. Therefore the EEPROM will stop the function in progress, and data may be
corrupted.
5.5
Access error handling
If a read access occurs while E2LAT=1, then the data bus will not be driven.
If a write access occurs while E2LAT=0, then the data on the bus will not be latched.
If a programming cycle is interrupted (by a RESET action), the integrity of the data in
memory will not be guaranteed.
Byte 1
Byte 2
Byte 32
PHASE 1
Programming cycle
Read operation impossible
PHASE 2
Read operation possible
E2LAT bit
E2PGM bit
Writing data latches
Waiting E2PGM and E2LAT to fall
Set by USER application
Cleared by hardware
⇓ Row / byte ⇒
0
1
2
3
...
30
31
Physical Address
0
00h...1Fh
1
20h...3Fh
...
N
Nx20h...Nx20h+1Fh
ROW
DEFINITION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com