công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

USB97C100QFP bảng dữ liệu(PDF) 19 Page - SMSC Corporation

tên linh kiện USB97C100QFP
Giải thích chi tiết về linh kiện  Multi-Endpoint USB Peripheral Controller
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C100QFP bảng dữ liệu(HTML) 19 Page - SMSC Corporation

Back Button USB97C100QFP Datasheet HTML 15Page - SMSC Corporation USB97C100QFP Datasheet HTML 16Page - SMSC Corporation USB97C100QFP Datasheet HTML 17Page - SMSC Corporation USB97C100QFP Datasheet HTML 18Page - SMSC Corporation USB97C100QFP Datasheet HTML 19Page - SMSC Corporation USB97C100QFP Datasheet HTML 20Page - SMSC Corporation USB97C100QFP Datasheet HTML 21Page - SMSC Corporation USB97C100QFP Datasheet HTML 22Page - SMSC Corporation USB97C100QFP Datasheet HTML 23Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 64 page
background image
SMSC DS – USB97C100
Page 19
Rev. 01/03/2001
Table 12 - Interrupt 1 Mask
IMR_1
(0x7F03- RESET=0xFF)
INTERRUPT 1 MASK REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:5]
Reserved
Reserved
4
EOT
R/W
EOT interrupt mask
0 = Enable Interrupt
1 = Mask Interrupt
3
SOF
R/W
Start of Frame Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
2
ALLOC
R/W
MCU Software Allocation Complete Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
1
RX_OVRN
R/W
Receive Overrun Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
0
PWR_MNG
R/W
Power Management Wakeup Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
Table 13 - Device Revision Register
DEV_REV
(0x7F06- RESET=0xXX)
DEVICE REVISION REGISTER
BIT
R/W
DESCRIPTION
[7:0]
Rev.
R
This register defines additional revision information
used internally by SMSC. The value is silicon revision
dependent.
Table 14 - Device Identification Register
DEV_ID
(0x7F07- RESET=0x25)
DEVICE IDENTIFICATION REGISTER
BIT
R/W
DESCRIPTION
[7:0]
BCD '25'
HEX 0x25
R
This register defines additional revision information
used internally by SMSC
Table 15– 8051 GP FIFO1
GP_FIFO1
(0x7F10- RESET=0xXX)
8051 GP FIFO1
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO1
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.
Table 16– 8051 GP FIFO2
GP_FIFO2
(0x7F12 - RESET=0xXX)
8051 GP FIFO2
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO2
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.
Table 17– 8051 GP FIFO3
GP_FIFO3
(0x7F14 - RESET=0xXX)
8051 GP FIFO3
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO3
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com