TSS461C datasheet(12/57 Pages) ATMEL

12 / 57 page

TSS461C

4193G–AUTO–12/04

In Figure 5 the pulsed waveforms are shown. In Figure 8 through Figure 14 the low

"timeslots" (i.e. blocks of 16 prescaled clocks) should be replaced by the dominant

waveform showed in Figure 5, to obtain the correct representations for pulsed coding.

Figure 5. State Encoding

VAN Frame

Figure 6. VAN Bus Frame

The VAN bus supports three different module (unit) types:

The Autonomous module, which is a bus master. It can transmit Start Of Frame

(SOF) sequences, it can initiate data transfers and can receive messages.

The Synchronous access module. It cannot transmit SOF sequences, but it can

initiate data transfers and can receive messages.

The Slave module, which can only transmit using an in-frame mechanism and

can receive messages.

Figure 7. Hierarchical Access Methods

VAN BUS

SEQUENCE

VAN BUS

SEQUENCE

VAN BUS

SEQUENCE

NUMBER OF

PRESCALED

CLOCKS

NORMAL OR PULSED RECESSIVE STATE

NORMAL DOMINANT STATE

PUSED DOMINANT STATE

SOF

Identifier

Field

Command

Data

Field

Frame

Check

Sum

EOD

ACK

EOF

EXT

RAK

R/W

RTR

SOF

COM

DATA

ACK

EOF

EOD

Autonomous

Rank 0

COM

DATA

FCS

ACK

EOF

EOD

Synchronous

Rank 1

DATA

FCS

ACK

EOF

EOD

Slave

Rank 16

FCS

TSS461C bảng dữ liệu(PDF) 12 Page - ATMEL Corporation

TSS461C bảng dữ liệu(HTML) 12 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL