TSS461C datasheet(7/57 Pages) ATMEL

7 / 57 page

TSS461C

4193G–AUTO–12/04

Figure 2. Intel Read and Write Cycles

Motorola Mode

In Motorola mode, the WR pin becomes the R/W command, the RD pin must be con-

nected to ground and the CS pin becomes the E strobe. There is no separate chip select

input. For example, if some external decoder is used, this decoder should not drive the

E input high unless the processors E output is high as well.

See Figure 3 for the Motorola read and write cycles. The main difference between Intel

and Motorola mode is that the timing in Intel mode is referenced to the command signals

(RD and WR), but in Motorola mode the reference is the E signal.

Figure 3. Motorola Read and Write Cycles

Interrupts

If an event occurs in the TSS461C that needs the attention of the processor, this will be

signalled on the active low, open-drain interrupt request pin. The events that create this

request are controlled by the internal registers.

Every time the microprocessor accesses any of the interrupt registers (addresses 0x08

to 0x0B), the INT pin will be released momentarily. This enables the TSS461C to work

with processors that either have edge or level sensitive interrupt inputs.

ALE

AD[7:0]

ADDRESS

DATA TO BE

WRITTEN

ADDRESS

DATA

READ

WRITE CYCLE

READ CYCLE

ALE

AD[7:0]

VSS (RD)

R/W (WR)

E (CS)

ADDRESS

DATA TO BE

WRITTEN

ADDRESS

DATA

READ

WRITE CYCLE

READ CYCLE

TSS461C bảng dữ liệu(PDF) 7 Page - ATMEL Corporation

TSS461C bảng dữ liệu(HTML) 7 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL