công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT80C51RB2-3CSIM bảng dữ liệu(PDF) 34 Page - ATMEL Corporation

tên linh kiện AT80C51RB2-3CSIM
Giải thích chi tiết về linh kiện  80C51 High Performance ROM 8-bit Microcontroller
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT80C51RB2-3CSIM bảng dữ liệu(HTML) 34 Page - ATMEL Corporation

Back Button AT80C51RB2-3CSIM Datasheet HTML 30Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 31Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 32Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 33Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 34Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 35Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 36Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 37Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 38Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 83 page
background image
35
AT80C51RD2/AT83C51Rx2
4113B–8051–03/05
Serial I/O Port
The serial I/O port in the T8xc51Rx2 is compatible with the serial I/O port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as a
Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes
(Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously
and at different baud rates
Serial I/O port includes the following enhancements:
•
Framing error detection
•
Automatic address recognition
Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2
and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON regis-
ter (see Figure 14).
Figure 14. Framing Error Block diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register (see Table 22) bit is set.
Software may examine FE bit after each reception to check for data errors. Once set,
only software or a reset can clear FE bit. Subsequently, received frames with valid stop
bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the
last data bit (see Figure 15 and Figure 16).
Figure 15. UART Timings in Mode 1
RI
TI
RB8
TB8
RE N
SM 2
SM 1
SM 0/FE
IDL
PD
GF0
GF1
PO F
-
SM OD0
SM OD 1
To UA RT fra min g e rro r co nt ro l
SM 0 to UA RT m o de con tro l (SM OD 0 = 0 )
Se t FE bit if stop bit is 0 (fram ing erro r) (SM OD 0 = 1)
SCO N (9 8h )
PCON (87 h)
1
Data byte
RI
SMOD0=X
Stop
bit
Start
bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0=1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com