AT80C51RB2-3CSIM datasheet(62/83 Pages) ATMEL

62 / 83 page

AT80C51RD2/AT83C51Rx2

4113B–8051–03/05

ROM

ROM Structure

The T89C51RB2/RC2 ROM memory is divided in two different arrays:

•

The code array:16/32K bytes.

•

The config byte: 1 byte.

Hardware Config Byte

The config byte sets the starting microcontroller options and the security levels.

The starting options are X2 mode, and XRAM.

ROM Lock System

The program Lock system, when programmed, protects the on-chip program against

software piracy.

Program ROM Lock Bits

Notes:

1. U: unprogrammed

P: programmed

2. The lock bits when programmed according to Table 46 will provide different level of

protection for the on-chip code and data.

7654

3210

XRAM

LB1

LB0

Bit

Number

Bit

Mnemonic

Description

7X2

X2 Mode

Cleared to force X2 mode (6 clocks per instruction)

Set to force X1 mode, Standard Mode.

Reserved

3XRAM

XRAM config bit

Set this bit to enable XRAM.

Clear this bit to disable XRAM.

Reserved

1-0

LB0-1

User Program ROM Lock Bits

see Table 46.

Table 46. Program Lock bits

Program Lock Bits

Protection Description

Security

level

LB0

LB1

No program lock features enabled.

Reserved. Do not use.

MOVC instruction executed from external program memory are disabled from

fetching code bytes from internal memory, EA is sampled and latched on reset.

Verify disable.

AT80C51RB2-3CSIM bảng dữ liệu(PDF) 62 Page - ATMEL Corporation

AT80C51RB2-3CSIM bảng dữ liệu(HTML) 62 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

bảng dữ liệu tải về

Link URL