M16CSLASH62P datasheet(72/87 Pages) RENESAS

72 / 87 page

M16C/62 Group (M16C/62P, M16C/62PT)

5. Electrical Characteristics (M16C/62PT)

page 72

Table 5.51 A-D Conversion Characteristics (1)

Table 5.52 D-A Conversion Characteristics (1)

Standard

Min.Typ.Max.

–

INL

Resolution

Integral

non-

linearity

error

Bits

VREF =VCC1

SymbolParameterMeasuring conditionUnit

AN0 to AN7 input

AN0_0 to AN0_7 input

AN2_0 to AN2_7 input

ANEX0, ANEX1 input

VREF=

VCC1=

LSB

±3

LSB

±7

LSB

VREF =VCC1=3.3V

8 bit

±2

RLADDER

tCONV

Ladder resistance

Conversion time(10bit), Sample & hold

function available

Reference voltage

Analog input voltage

Ω

µs

VIA

VREF

2.0

VCC1

VREF

2.75

Conversion time(8bit), Sample & hold

function available

µs

2.33

tCONV

tSAMP

Sampling time0.25

µs

VREF =VCC1

VREF =VCC1=5V, øAD=12MHz

DNL

Differential non-linearity error

Offset error

Gain error

–

LSB

±1

±3

10 bit

VREF=

VCC1=

LSB

±3

LSB

±7

LSB

VREF =VCC1=3.3V

8 bit

±2

10 bit

–

Absolute

accuracy

External operation amp

connection mode

AN0 to AN7 input

AN0_0 to AN0_7 input

AN2_0 to AN2_7 input

ANEX0, ANEX1 input

External operation amp

connection mode

Tolerance level impedance

–

Ω

NOTES:

1. Referenced to VCC1=AVCC=VREF=4.0 to 5.5V, VSS=AVSS=0V at Topr = -40 to 85

°C / -40 to 125 °C unless otherwise

specified. T version = -40 to 85

°C, V version = -40 to 125 °C.

2. AD operation clock frequency (øAD frequency) must be 12 MHz or less.

3. A case without sample & hold function turn øAD frequency into 250 kHz or more in addition to a limit of Note 2.

A case with sample & hold function turn øAD frequency into 1MHz or more in addition to a limit of Note 2.

Min.Typ.Max.

–

tsu

Resolution

Absolute accuracy

Setup time

Output resistance

Reference power supply input current

Bits

Ω

IVREF

1.0

1.5

SymbolParameterMeasuring conditionUnit

µs

(Note 2)

Standard

NOTES :

1. Referenced to VCC1=VREF=4.0 to 5.5V, VSS=AVSS=0V at Topr = -40 to 85

°C / -40 to 125 °C unless otherwise specified.

T version=-40 to 85

°C, V version=-40 to 125 °C

2. This applies when using one D-A converter, with the D-A register for the unused D-A converter set to “00h”. The A-D

converter’s ladder resistance is not included. Also, when D-A register contents are not “00h”, the current IVREF always

flows even though Vref may have been set to be unconnected by the A-D control register.

M16C/62P bảng dữ liệu(PDF) 72 Page - Renesas Technology Corp

M16C/62P bảng dữ liệu(HTML) 72 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

bảng dữ liệu tải về

Link URL