M16CSLASH62P datasheet(71/87 Pages) RENESAS

71 / 87 page

M16C/62 Group (M16C/62P, M16C/62PT)

5. Electrical Characteristics (M16C/62PT)

page 71

Table 5.50 Recommended Operating Conditions (1)

4.0

5.5

Typ.Max.

Unit

Parameter

VCC1, VCC2

5.0

Supply voltage(VCC1=VCC2)

Symbol

Min.

Standard

Analog supply voltage

VCC1

AVcc

Analog supply voltage

Supply voltage

VIH

IOH (avg)

HIGH average

output current

Vss

AVss

0.8VCC2

VCC2

0.2VCC2

0.2VCC1

LOW input

voltage

IOH (peak)

HIGH peak output

current

HIGH input

voltage

-5.0

-10.0

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,

P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,

P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,

P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7

0.8VCC2

VCC2

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)

LOW peak output

current

10.0

5.0

f (XIN)

Main clock input oscillation frequency

LOW average

output current

IOL (peak)

IOL (avg)

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,

P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,

P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,

P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,

P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,

P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,

P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,

P7_0 , P7_1

0.8VCC1

6.5

VIL

VCC1=4.0 to 5.5V

0MHz

f (XCIN)

Sub-clock oscillation frequency

kHz

32.768

P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1

NOTES:

1. Referenced to VCC1 = VCC2 = 4.7 to 5.5V at Topr = -40 to 85

°C / -40 to 125 °C unless otherwise specified.

T version = -40 to 85

°C, V version = -40 to 125 °C.

2. The mean output current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max. The total IOL(peak)

for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2

must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports

P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1

must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one VCC and one VSS.

4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

0.8VCC1

VCC1

P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,

XIN, RESET, CNVSS, BYTE

P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,

P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7

P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)

0.2VCC2

P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7,

XIN, RESET, CNVSS, BYTE

P11_0 to P11_7, P14_0, P14_1,

f (Ring)

Ring oscillation frequency

MHz

f (PLL)

PLL clock oscillation frequency (4)

VCC1=4.0 to 5.5V

MHz

f (BCLK)

CPU operation clock

MHz

tSU(PLL)

PLL frequency synthesizer stabilization wait timeVCC1=5.0V20

0.5

M16C/62P bảng dữ liệu(PDF) 71 Page - Renesas Technology Corp

M16C/62P bảng dữ liệu(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

bảng dữ liệu tải về

Link URL