| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CS5320 bảng dữ liệu(PDF) 23 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
CS5320 bảng dữ liệu(HTML) 23 Page - Applied Micro Circuits Corporation |
|
23 / 160 page ![]() S5320 – PCI Match Maker: Signal Description Revision 5.03 – June 14, 2006 AMCC Confidential and Proprietary DS1656 23 Data Sheet ADD-ON BUS AND S5320 CONTROL SIGNALS The following sets of signals represent the interface signals available for the user Add-On bus and S5320 control. Table 5. Serial nvRAM Interface Signals Signal Type Description SCL o/d-out Serial Clock. This clock provides timing for all transactions on the two-wire serial bus. The S5320 drives this signal when performing as a serial bus master. SCL operates at the maximum allowable clock speed and enters the high Z state when FLT# is asserted or the serial bus is inactive. SDA o/d Serial Data/Address. This bi-directional signal carries serial address and data information between nvRAMs and the S5320. This pin enters high Z state when FLT# is asserted or the serial bus is inactive. Table 6. Direct Mailbox Access Signals Signal Type Description MDMODE in Mailbox Data Mode. The MD[7:0] signal pins are always inputs when this signal is high. The MD[7:0] signal pins are defined as inputs and outputs under LOAD# control when MDMODE is low. This pin is provided for software compatibility with the S5335. New designs should permanently connect this sig- nal low. This signal is connected to an internal 50k Ohm pull-up. LOAD# in MD[7:0] is defined as an input bus when this signal is low. The next rising edge of the ADCLK will latch MD[7:0] data into byte three of the Add-On outgoing mailbox. When LOAD# is high and MDMODE is low, MD[7:0] are defined as outputs displaying byte three of the PCI outgoing mailbox. This signal is connected to an internal 50k Ohm pull-up. MD[7:0] t/s Mailbox Data bus. The mailbox data registers can be directly accessed using the LOAD# and MDMODE signals. When configured as an input, data byte three of the PCI incoming mailbox is directly written to from these pins. When configured as an output, data byte three of the PCI outgoing mailbox is output to these pins. All MD[7:0] signals have an internal 50k Ohm pull-up. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |