HC05RC16GRSSLASHD datasheet(83/122 Pages) NXP

83 / 122 page

Carrier Modulator Transmitter (CMT)

Modulator

MC68HC05RC16 — Rev. 3.0

General Release Specification

Carrier Modulator Transmitter (CMT)

9.5.4 Modulator Period Data Registers (MDR1, MDR2, and MDR3)

The 12-bit MBUFF and SBUFF registers are accessed through three

8-bit registers: MDR1, MDR2, and MDR3. MDR2 and MDR3 contain the

least significant eight bits of MBUFF and SBUFF respectively. MDR1

contains the two most significant nibbles of MBUFF and SBUFF. In

many applications, periods greater than those obtained by eight bits will

not be required. Dividing the registers in this manner allows the user to

clear MDR1 and generate 8-bit periods with just two data writes.

Address:

$0015

Bit 7

654321

Bit 0

Read:

MB11

MB10

MB9

MB8

SB11

SB10

SB9

SB8

Write:

Reset:

Unaffected by Reset

Figure 9-11. Modulator Period Data Register MDR1

Address:

$0016

Bit 7

654321

Bit 0

Read:

MB7

MB6

MB5

MB4

MB3

MB2

MB1

MB0

Write:

Reset:

Unaffected by Reset

Figure 9-12. Modulator Period Data Register MDR2

Address:

$0017

Bit 7

654321

Bit 0

Read:

SB7

SB6

SB5

SB4

SB3

SB2

SB1

SB0

Write:

Reset:

Unaffected by Reset

Figure 9-13. Modulator Period Data Register MDR3

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05RC16GRS/D bảng dữ liệu(PDF) 83 Page - NXP Semiconductors

HC05RC16GRS/D bảng dữ liệu(HTML) 83 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL