HC05RC16GRSSLASHD datasheet(64/122 Pages) NXP

64 / 122 page

Core Timer

General Release Specification

MC68HC05RC16 — Rev. 3.0

Core Timer

TOFC — Timer Overflow Flag Clear

When a one is written to this bit, CTOF is cleared. Writing a zero has

no effect on the CTOF bit. This bit always reads as zero.

RTFC — Real-Time Interrupt Flag Clear

When a one is written to this bit, RTIF is cleared. Writing a zero has

no effect on the RTIF bit. This bit always reads as zero.

RT1–RT0 — Real-Time Interrupt Rate Select

These two bits select one of four taps from the real-time interrupt

circuit. Refer to Table 8-1. Reset sets these two bits which selects the

lowest periodic rate and gives the maximum time in which to alter

these bits if necessary. Care should be taken when altering RT0 and

RT1 if the timeout period is imminent or uncertain. If the selected tap

is modified during a cycle in which the counter is switching, an RTIF

could be missed or an additional one could be generated. To avoid

problems, the COP should be cleared before changing RTI taps.

Table 8-1. RTI and COP Rates at 4.096 MHz Oscillator

RTI RATE

2.048-MHz Bus

RT1:RT0

MINIMUM COP RATES

2.048-MHz Bus

2 ms

212

÷ E

(215–212)/E

14 ms

4 ms

213

÷ E

(216–213)/E

28 ms

8 ms

214

÷ E

(217–214)/E

56 ms

16 ms

215

÷ E

(218–215)/E

112 ms

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05RC16GRS/D bảng dữ liệu(PDF) 64 Page - NXP Semiconductors

HC05RC16GRS/D bảng dữ liệu(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL