PIC16F15213 datasheet(67/439 Pages) MICROCHIP

67 / 439 page

Note:

In this specific case, ‘Release of POR’ and ‘Wake-up from Sleep’, there is no delay in start-up. The BOR

Ready flag (BORRDY = 1) will be set before the CPU is ready to execute instructions because the BOR circuit

is forced on by the BOREN bits.

Figure 10-2. Brown-Out Situations

TPWRT(1)

VBOR

VDD

Internal

Reset

VBOR

VDD

Internal

Reset

TPWRT(1)

< TPWRT

TPWRT(1)

VBOR

VDD

Internal

Reset

Rev. 30-000092A

4/12/2017

Note: TPWRT delay when the PWRTS bits are enabled (PWRTS != 00).

10.2.4

BOR Is Always Off

When the BOREN bits are programmed to ‘00’, the BOR is always disabled. In the configuration, setting the

SBOREN bit will have no affect on BOR operations.

10.3

MCLR Reset

The MCLR is an optional external input that can reset the device. The MCLR function is controlled by the MCLRE bit

and the LVP bit (see Table 10-2). The RMCLR bit will be set to ‘0’ if a MCLR has occurred.

Table 10-2. MCLR Configuration

MCLRE

LVP

MCLR

Enabled

Disabled

10.3.1

MCLR Enabled

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD

through an internal weak pull-up.

The device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

Important: An internal Reset event (RESET instruction, BOR, WDT, POR, STKOVF, STKUNF) does not

drive the MCLR pin low.

PIC16F15213/14/23/24/43/44

Resets

and its subsidiaries

Data Sheet

DS40002195E-page 67

PIC16F15213 bảng dữ liệu(PDF) 67 Page - Microchip Technology

PIC16F15213 bảng dữ liệu(HTML) 67 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL