SPC574S60 datasheet(46/77 Pages) STMICROELECTRONICS

46 / 77 page

Electrical characteristics

SPC574Sx

46/77

DS10601 Rev 6

tESRT

Erase suspend request

rate(10)

500

—

— µs

tPSRT

Program suspend request

rate(10)

—

— µs

tAMRT

Array Integrity Check - Margin

Read suspend request rate

—

— µs

tPSUS

Program suspend latency(11)

——

—

µs

tESUS

Erase suspend latency(11)

——

—

µs

tAIC0S

Array Integrity Check (1.5 MB,

sequential)(12)

—

— ms

tAIC256KS

Array Integrity Check (256

KB, sequential)(12)

2.5

—

— ms

tAIC0P

Array Integrity Check (1.5 MB,

proprietary)(12)

2.0

—

tMR0S

Margin Read (1.5 MB,

sequential)(12)

—

— ms

tMR256KS

Margin Read (256 KB,

sequential)(12)

12.5

—

— ms

1. Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.

2. Actual hardware programming times; this does not include software overhead.

3. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change

pending device characterization.

4. Typical End of Life program and erase times represent the median performance and assume nominal supply values.

Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but

not tested.

5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified

number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.

6. Initial factory condition: < 100 program/erase cycles, 20 °C < TJ < 30 °C junction temperature, and nominal (± 2%) supply

voltages. These values are verified at production testing.

7. Initial maximum “All temp” program and erase times provide guidance for time-out limits used in the factory and apply for

less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature, and nominal (± 2%) supply

voltages. These values are verified at production testing.

8. Rate computed based on 256 KB sectors.

9. Only code sectors, not including EEPROM.

10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.

11. Timings guaranteed by design.

12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the

table is calculated at max frequency.

Table 28. Flash memory program and erase specifications (continued)

Symbol

Characteristics(1)(2)

Value

Unit

Typ(3) C

Initial max

Typical

end of

life(4)

Lifetime

max(5)

25 °C

(6)

All

temp

(7)

< 1 K

cycles

< 100 K

cycles

SPC574S60 bảng dữ liệu(PDF) 46 Page - STMicroelectronics

SPC574S60 bảng dữ liệu(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL