AD4134 datasheet(17/92 Pages) AD

17 / 92 page

Data Sheet

AD4134

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

analog.com

Rev. 0 | 17 of 92

Table 8. Pin Function Descriptions

Pin No.

Mnemonic

Type1

Description

DCLKRATE2/GPIO2

DI/O

DCLK Frequency Control Input 2 in Pin Control Mode (DCLKRATE2). When DCLK is configured as an output, tie

this pin to IOVDD or to IOGND to set the frequency ratio between DCLK and the device master clock. See Table 30

for more details.

General-Purpose Input/Output 2 in SPI Control Mode (GPIO2).

RESET

Hardware Asynchronous Reset Input, Active Low. Pull this pin to IOVDD through a 10 kΩ pull-up resistor during

normal operation. Pull this pin low to IOGND to force the device into reset. See the Reset section for more details.

PDN

Full Power-Down Mode Control Input, Active Low. Pull this pin to IOVDD through a 10 kΩ pull-up resistor during

normal operation. Pull this pin to IOGND to force the device into full power-down mode. See the Power Modes

section for more details.

PWRMODE/GPIO3

DI/O

Power Mode Selection Input in Pin Control Mode (PWRMODE). Tie this pin to IOVDD for high performance mode.

Tie this pin to IOGND for low power mode.

General-Purpose Input/Output 3 in SPI Control Mode (GPIO3).

EPAD

Exposed Pad. Connect the exposed pad to AGND5.

1 DI is digital input, DI/O is bidirectional digital input/output, DO is digital output, P is power, GND is ground, DNC is do not connect, AI is analog input, and AO is analog

output.

AD4134 bảng dữ liệu(PDF) 17 Page - Analog Devices

AD4134 bảng dữ liệu(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL