MPC8560CPX667JC datasheet(55/108 Pages) NXP

55 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

Freescale Semiconductor

PCI/PCI-X

12.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus of the MPC8560. Note that

the SYSCLK signal is used as the PCI input clock. Table 43 provides the PCI AC timing specifications at

66 MHz.

Table 43. PCI AC Timing Specifications at 66 MHz

Parameter

Symbol 1

Min

Max

Unit

Notes

SYSCLK to output valid

tPCKHOV

—6.0

Output hold from SYSCLK

tPCKHOX

2.0

—

2, 9

SYSCLK to output high impedance

tPCKHOZ

—

2, 3, 10

Input setup to SYSCLK

tPCIVKH

3.0

—

2, 4, 9

Input hold from SYSCLK

tPCIXKH

—

2, 4, 9

REQ64 to HRESET 9 setup time

tPCRVRH

× tSYS

—

clocks

5, 6, 10

HRESET to REQ64 hold time

tPCRHRX

050

6, 10

HRESET high to first FRAME assertion

tPCRHFV

—

clocks

7, 10

Notes:

1.Note that the symbols used for timing specifications herein follow the pattern of t(first two letters of functional

block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs.

For example, tPCIVKH symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the

valid state (V) relative to the SYSCLK clock, tSYS, reference (K) going to the high (H) state or setup time. Also,

tPCRHFV symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the

frame signal (F) going to the valid (V) state.

2.See the timing measurement conditions in the

PCI 2.2 Local Bus Specifications.

3.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current

delivered through the component pin is less than or equal to the leakage current specification.

4.Input timings are measured at the pin.

5.The timing parameter tSYS indicates the minimum and maximum CLK cycle times for the various specified

frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values

see Section 15, “Clocking.”

6.The setup and hold time is with respect to the rising edge of HRESET.

7.The timing parameter tPCRHFV is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local

Bus Specifications.

8.The reset assertion timing requirement for HRESET is 100

μs.

9.Guaranteed by characterization.

10.Guaranteed by design.

MPC8560CPX667JC bảng dữ liệu(PDF) 55 Page - NXP Semiconductors

MPC8560CPX667JC bảng dữ liệu(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL