AT25SL641 datasheet(11/76 Pages) DIALOG

11 / 76 page

AT25SL641

DS-25SL641–113F–12/2018

Status Register

The Read Status Register instruction can be used to provide status on the availability of the Flash memory array, if the device

is write enabled or disabled the state of write protection and the Quad SPI setting. The Write Status Register instruction can be

used to configure the devices writes protection features and Quad SPI setting. Write access to the Status Register is controlled

by in some cases of the WP pin.

6.1

Busy

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Erase,

Write Status Register or Write Security Register instruction. During this time the device will ignore further instruction except for

the Read Status Register and Erase / Program Suspend instruction (see t

W, tPP, tSE, tBE1, tBE2 and tCE in AC Characteristics).

When the Program, Erase, Write Status Register or Write Security Register instruction has completed, the BUSY bit is cleared

to a 0 state indicating the device is ready for further instructions.

6.2

Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing a Write Enable instruction.

The WEL status bit is cleared to a 0 when device is write disabled. A write disable state occurs upon power-up or after any of

the following instructions: Write Disable, Page Program, Erase and Write Status Register.

6.3

Block Protect Bits (BP2, BP1, BP0)

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide write

protection control and status. Block protect bits can be set using the Write Status Register Instruction (see t

W in AC

characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status

Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected.

6.4

Top/Bottom Block protect (TB)

The Top/Bottom bit (TB) is non-volatile bits in the status register (S5) that controls if the Block Protect Bits (BP2, BP1, BP0)

protect from the Top (TB = 0) or the Bottom (TB = 1) of the array as shown in the Status Register Memory Protection table. The

factory default setting is TB = 0. The TB bit can be set with the Write Status Register Instruction depending on the state of the

SRP0, SRP1 and WEL bits.

Table 6-1.

Status Register-1

SRP0

SEC

BP2

BP1

BP0

WEL

BUSY

Status

Protect 0

(Non- Volatile)

Sector Protect

(Non- Volatile)

Top/Bottom

Write Protect

(Non- Volatile)

Block Protect

(Non- Volatile)

Block Protect

(Non- Volatile)

Block Protect

(Non- Volatile)

Write Enable

Latch

Erase or Write

in Progress

Table 6-2.

Status Register-2

S15

S14

S13

S12

S11

S10

SUS

CMP

(R)

SRP1

Suspend

Status

Complement

Protect (Non-

Volatile)

Reserved

Quad Enable

(Non- Volatile)

Protect 1

(Non-Volatile)

AT25SL641 bảng dữ liệu(PDF) 11 Page - Dialog Semiconductor

AT25SL641 bảng dữ liệu(HTML) 11 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL