| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
EKTF6708 bảng dữ liệu(PDF) 118 Page - ELAN Microelectronics Corp |
|
|
|||||||||||||||||||||||||||||
EKTF6708 bảng dữ liệu(HTML) 118 Page - ELAN Microelectronics Corp |
|
118 / 158 page ![]() eKTF6708 8-Bit Microcontroller 108 IC Product Specification (V1.2) 03.12.2020 (This specification is subject to change without prior notice) The following explains the functions of each block in the above figures as SPI carries out communication with the depicted signals: P51/SI: Serial Data In P52/SO: Serial Data Out P53/SCK: Serial Clock P50//SS: /Slave Select (Option). This pin (/SS) may be required during Slave mode. RBF: Set by Buffer Full Detector Buffer Full Detector: Set to 1 when an 8-bit shifting is completed. SSE: Load the data in SPIS register, and begin shifting. The SSE bit will be kept in “1” if the communication is still undergoing. This flag must be cleared as shifting is completed. You can determine if the next write attempt is available. SPIS reg.: Shifting byte in and out. The MSB is shifted first. Both the SPIR and the SPIW registers are shifted at the same time. Once data is written, SPIS starts transmitting/receiving. The received data will be moved to the SPIR register as the shifting of the 8-bit data is completed. The RBF (Read Buffer Full) flag and the SPISF (SPI Interrupt) flag are then set. SPIR reg.: Read buffer. The buffer is updated as the 8-bit shifting is completed. The data must be read before the next reception is completed. The RBF flag is cleared as the SPIR register reads. SPIW reg.: Write buffer. The buffer will deny any attempts to write until the 8-bit shifting is completed. SBRS2~SBRS0: Programming of the clock frequency/rates and sources. Clock Select: Select either the internal or the external clock as shifting clock. Edge Select: Select the appropriate clock edges by programming the CES bit 6.10.3 SPI Signal and Pin Description The detailed functions of the four pins, SI, SO, SCK, and /SS are as follows: P52/SI/TPA2: Serial Data In Receive sequentially, the Most Significant Bit (MSB) first, Least Significant Bit (LSB) last. Defined as high-impedance if not selected. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |