HD64F2145 datasheet(336/829 Pages) RENESAS

336 / 829 page

Rev. 2.0, 08/02, page 296 of 788

No.

Timing of Switchover

by Means of CKS1

and CKS0 Bits

TCNT Clock Operation

Clock switching from high

to low level

∗3

Clock before

switchover

Clock after

switchover

TCNT

clock

TCNT

CKS bit rewrite

N + 1

N + 2

Clock switching from high

to high level

Clock before

switchover

Clock after

switchover

TCNT

clock

TCNT

CKS bit rewrite

N + 1

N + 2

Notes: 1. Includes switching from low to stop, and from stop to low.

2. Includes switching from stop to high.

3. Includes switching from high to stop.

4. Generated on the assumption that the switchover is a falling edge; TCNT is

incremented.

12.9.6

Mode Setting with Cascaded Connection

If the 16-bit count mode and compare-match count mode are set simultaneously, the input clock

pulses for TCNT_0 and TCNT_1 are not generated, and thus the counters will stop operating.

Simultaneous setting of these two modes should therefore be avoided.

12.9.7

Module Stop Mode Setting

TMR operation can be enabled or disabled using the module stop control register. The initial

setting is for TMR operation to be halted. Register access is enabled by canceling the module stop

mode. For details, refer to section 26, Power-Down Modes.

HD64F2145 bảng dữ liệu(PDF) 336 Page - Renesas Technology Corp

HD64F2145 bảng dữ liệu(HTML) 336 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL