ML9092-01TB datasheet(55/66 Pages) OKI

55 / 66 page

FEDL9092-01

OKI Semiconductor

ML9092-01/02/03/04

55/66

Display Screen and Memory Address Allocation

The ML9092-01/02/03/04 has an internal display data RAM (60 bits by 10 bits) of a bitmap type.

The allocation of memory addresses varies according to the selected word length (6 bits or 8 bits) as shown in

Figure 10: 0 to 7 for selection of 8 bits per word or 0 to 9 for selection of 6 bits per word.

The X address 7 in the 6-bits/word mode has four display memory bits. The four bits (D7 to D4) starting from bit

D7 of the display data register are written in memory and the other bits (D3 to D0) are ignored.

Address Allocation in the 8-bits/word mode

Address Allocation in the 6-bits/word mode

(X address)

(D7)

(D0)

(8 bits)

(D7)

(D4)

(4 bits)

(X address)

(D5)

(D0)

(6 bits)

Figure 10 Display Memory Addresses

In the 8-bits/word mode, data to be displayed is written in display memory with the D7 data of the display data

displayed is written in display memory with the D5 data of the display data register at address (Xn, Yn) and the D0

data at address (Xn + 5, Yn). See Figure 11.

Data “1” in display memory represents turning on the corresponding display segment and data “0” in display

memory represents turning off the corresponding display segment.

Note: In the ML9092-01, the X address range in the 8-bits/mode will be 0 to 6

Y line

Common

output

(COM1)

(COM2)

(COM10)

RAM for 60 dots by 10 dots display

(D7)

(D5)

(D0) For 8 bits per word

(D0) For 6 bits per word

Figure 11 Display Screen Bit Allocation and Memory Addresses

ML9092-01TB bảng dữ liệu(PDF) 55 Page - OKI electronic componets

ML9092-01TB bảng dữ liệu(HTML) 55 Page - OKI electronic componets

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL