MMPF0200 datasheet(34/114 Pages) NXP

34 / 114 page

NXP Semiconductors

PF0200

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

The regulators have a strong sourcing capability and sinking capability in PWM mode, therefore the fastest rising and falling slopes are

determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during a DVS transition, the

falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced, controlled DVS transitions in

PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode operation.

The following diagram shows the general behavior for the regulators when initiated with I2C programming, or standby control.

During the DVS period the overcurrent condition on the regulator should be masked.

Figure 10. Voltage stepping with DVS

Regulator phase clock

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in Table 34. By default, each regulator is initialized at 90 ° out

of phase with respect to each other. For example, SW1A/B is set to 0 °, SW2 is set to 90 ° and SW3A/B is set to 180 ° by default at power

up.

The SWxFREQ[1:0] register is used to set the desired switching frequency for each one of the buck regulators. Table 36 shows the

selectable options for SWxFREQ[1:0]. For each frequency, all phases will be available, this allows regulators operating at different

frequencies to have different relative switching phases. However, not all combinations are practical. For example, 2.0 MHz, 90 ° and

4.0 MHz, 180 ° are the same in terms of phasing. Table 35 shows the optimum phasing when using more than one switching frequency.

Table 33. DVS speed selection for SW2 and SW3A/B

SWxDVSSPEED[1:0]

Function

SWx[6] = 0 or SWxSTBY[6] = 0

Function

SWx[6] = 1 or SWxSTBY[6] = 1

25 mV step each 2.0

μs

50 mV step each 4.0

μs

01 (default)

25 mV step each 4.0

μs

50 mV step each 8.0

μs

25 mV step each 8.0

μs

50 mV step each 16

μs

25 mV step each 16

μs

50 mV step each 32

μs

Table 34. Regulator phase clock selection

SWxPHASE[1:0]

Phase of clock sent to regulator

(degrees)

180

270

Actual

Output Voltage

Example

Actual Output

Voltage

Possible

Output Voltage

Window

Internally

Controlled Steps

Output Voltage

with light Load

Initial

Set Point

Voltage

Change

Request

Internally

Controlled Steps

Output

Voltage

Requested

Set Point

Initiated by I2C Programming, Standby Control

Request for

Higher Voltage

Request for

Lower Voltage

MMPF0200 bảng dữ liệu(PDF) 34 Page - NXP Semiconductors

MMPF0200 bảng dữ liệu(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL