MMPF0200 datasheet(26/114 Pages) NXP

26 / 114 page

NXP Semiconductors

PF0200

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

Figure 8. State diagram

To complement the state diagram in Figure 8, a description of the states is provided in following sections. Note that VIN must exceed the

rising UVDET threshold to allow a power up. Refer to Table 27 for the UVDET thresholds. Additionally, I2C control is not possible in the

Coin Cell mode and the interrupt signal, INTB, is only active in Sleep, Standby, and ON states.

6.4.1.1

ON mode

The PF0200 enters the On mode after a turn-on event. RESETBMCU is de-asserted, high, in this mode of operation.

6.4.1.2

OFF mode

The PF0200 enters the Off mode after a turn-off event. A thermal shutdown event also forces the PF0200 into the Off mode. Only

VCOREDIG and VSNVS are powered in the mode of operation. To exit the Off mode, a valid turn-on event is required. RESETBMCU is

asserted, LOW, in this mode.

6.4.1.3

Standby mode

• Depending on STANDBY pin configuration, Standby is entered when the STANDBY pin is asserted. This is typically used for low-

power mode of operation.

• When STANDBY is de-asserted, Standby mode is exited.

PWRON = 0 held >= 4.0 sec

Any SWxOMODE bits=1

& PWRONRSTEN = 1

(PWRON_CFG=1)

PWRON=1

& VIN > UVDET

(PWRON_CFG =0)

PWRON= 0 < 4.0 sec

& VIN > UVDET

(PWRON_CFG=1)

PWRON = 0

Any SWxOMODE bits=1

(PWRON_CFG=0)

PWRON=0 held >= 4.0 sec

Any SWxOMODE bits=1

& PWRONRSTEN = 1

(PWRON_CFG=1)

PWRON=1

& VIN > UVDET

(PWRON_CFG = 0)

PWRON= 0 < 4.0 sec

& VIN > UVDET

(PWRON_CFG=1)

PWRON = 0

All SWxOMODE bits= 0

(PWRON_CFG = 0)

PWRON = 0 held >= 4.0 sec

All SWxOMODE bits= 0

& PWRONRSTEN = 1

(PWRON_CFG = 1)

OFF

Sleep

Coin Cell

VIN < UVDET

VIN > UVDET

Thermal shudown

Standby

STANDBY asserted

VIN < UVDET

Thermal shutdown

STANDBY de-asserted

PWRON = 0

Any SWxOMODE bits=1

(PWRON_CFG=0)

PWRON=0 held >= 4.0 sec

Any SWxOMODE bits=1

& PWRONRSTEN = 1

(PWRON_CFG=1)

PWRON = 0

All SWxOMODE bits= 0

(PWRON_CFG = 0)

PWRON = 0 held >= 4.0 sec

All SWxOMODE bits= 0

& PWRONRSTEN = 1

(PWRON_CFG = 1)

VIN < UVDET

MMPF0200 bảng dữ liệu(PDF) 26 Page - NXP Semiconductors

MMPF0200 bảng dữ liệu(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL