công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PC7447 bảng dữ liệu(PDF) 35 Page - ATMEL Corporation

tên linh kiện PC7447
Giải thích chi tiết về linh kiện  PowerPC 7457 RISC Microprocessor
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

PC7447 bảng dữ liệu(HTML) 35 Page - ATMEL Corporation

Back Button PC7447 Datasheet HTML 31Page - ATMEL Corporation PC7447 Datasheet HTML 32Page - ATMEL Corporation PC7447 Datasheet HTML 33Page - ATMEL Corporation PC7447 Datasheet HTML 34Page - ATMEL Corporation PC7447 Datasheet HTML 35Page - ATMEL Corporation PC7447 Datasheet HTML 36Page - ATMEL Corporation PC7447 Datasheet HTML 37Page - ATMEL Corporation PC7447 Datasheet HTML 38Page - ATMEL Corporation PC7447 Datasheet HTML 39Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
35
PC7457/47 [Preliminary]
5345B–HIREL–02/04
IEEE 1149.1 AC Timing
Specifications
Table 15 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in Figure
19 through Figure 22 on page 37.
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal in ques-
tion. The output timings are measured at the pins. All output timings assume a purely resistive 50
Ω load (see Figure 18).
Time-of-flight delays must be added for trace lengths, vias and connectors in the system.
2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. Non-JTAG signal input timing with respect to TCK.
4. Non-JTAG signal output timing with respect to TCK.
5. Guaranteed by design and characterization
Figure 18 provides the AC test load for TDO and the boundary-scan outputs of the PC7457.
Figure 18. Alternate AC Test Load for the JTAG Interface
Table 15. JTAG AC Timing Specifications (Independent of SYSCLK)
(1)at Recommended Operating Conditions
(see Table 3 on page 12)
Symbol
Parameter
Min
Max
Unit
fTCLK
TCK frequency of operation
0
33.3
MHz
t
TCLK
TCK cycle time
30
–
ns
tJHJL
TCK clock pulse width measured at 1.4V
15
–
ns
tJR and tJF
TCK rise and fall times
0
2
ns
t
TRST
(2)
TRST assert time
25
–
ns
t
DVJH
(3)
tIVJH
Input Setup Times:
Boundary-scan data
TMS, TDI
4
0
–
–
ns
tDXJH
(3)
tIXJH
Input Hold Times:
Boundary-scan data
TMS, TDI
20
25
–
–
ns
tJLDV
(4)
t
JLOV
Valid Times:
Boundary-scan data
TDO
4
4
20
25
ns
t
JLDX
(4)
t
JLOX
Output hold times:
Boundary-scan data
TDO
TBD
TBD
TBD
TBD
t
JLDZ
(4)(5)
tJLOZ
TCK to output high impedance:
Boundary-scan data
TDO
3
3
19
9
ns
Output
Z0 = 50Ω
RL = 50Ω
OVDD/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com