PC7447 datasheet(22/66 Pages) ATMEL

22 / 66 page

PC7457/47 [Preliminary]

5345B–HIREL–02/04

Processor Bus AC

Specifications

Table 9 provides the processor bus AC timing specifications for the PC7457 as defined

in Figure 17 on page 34 and Figure 9 on page 23. Timing specifications for the L3 bus

are provided in section “L3 Clock AC Specifications” on page 24.

Notes:

1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input

SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the sig-

nal in question. All output timings assume a purely resistive 50

Ω load (see Figure 17 on page 34). Input and output timings

are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

Table 9. Processor Bus AC Timing Specifications

(1) (at Recommended Operating Conditions, see Table 3 on page 12.)

Symbol(2)

Parameter

All Speed Grades

Unit

VDD = 1.1V

Min

VDD = 1.3V

Max

tAVKH

DVKH

tIVKH

tMVKH

(8)

Input setup times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,

TT[0:3], QACK, TA, TBEN, TEA, TS,

EXT_QUAL, PMON_IN, SHD[0:1],

BMODE[0:1], BMODE[0:1], BVSEL, L3VSEL

2.0

1.8

–

tAXKH

tDXKH

IXKH

MXKH

(8)

Input hold times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,

TT[0:3], QACK, TA, TBEN, TEA, TS, EXT_QUAL,

PMON_IN, SHD[0:1]

BMODE[0:1], BMODE[0:1], BVSEL, L3VSEL

–

KHAV

KHDV

tKHOV

Output valid times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],

GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],

TS, SHD[0:1], WT

–

KHAX

tKHDX

KHOX

Output hold times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],

GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],

TS, SHD[0:1], WT

0.5

–

KHOE

SYSCLK to output enable

0.5

–

KHOZ

SYSCLK to output high impedance (all except TS, ARTRY,

SHD0, SHD1)

––

3.5

KHTSPZ

(3)(4)(5)

SYSCLK to TS high impedance after precharge

–

SYSCLK

KHARP

(3)(5)(6)(7)

Maximum delay to ARTRY/SHD0/SHD1 precharge

–

SYSCLK

tKHARPZ

(3)(5)(6)(7)

SYSCLK to ARTRY/SHD0/SHD1 high impedance after

precharge

––2

SYSCLK

PC7447 bảng dữ liệu(PDF) 22 Page - ATMEL Corporation

PC7447 bảng dữ liệu(HTML) 22 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL