DLPC3470 datasheet(6/70 Pages) TI1

6 / 70 page

DLPC3470

DLPS110 – APRIL 2018

www.ti.com

Product Folder Links: DLPC3470

Submit Documentation Feedback

Pin Functions – Board Level Test, Debug, and Initialization (continued)

I/O

DESCRIPTION

NAME

NUMBER

TSTPT_1

R13

Test pin 1 (includes weak internal pulldown) tri-stated while RESETZ is asserted low. Sampled

as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and

then driven as an output.

Normal use: reserved for test output. Should be left open for normal use.

Note: Do not apply and external pullup to this pin to avoid DLPC3470 controller operation in test

mode operation.

TSTPT_2

R14

Test pin 2 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Normal use: reserved for test output. Should be left open for normal use.

Note: Do not apply and external pullup to this pin to avoid DLPC3470 controller operation in test

mode.

TSTPT_3

R15

Test pin 3 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Reserved for test output. Maintain this pin in open status for normal use.

TSTPT_4

P14

Test pin 4 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Reserved for TRIG_OUT_1 signal (Output).

TSTPT_5

P15

Test pin 5 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Reserved for test output. Maintain this pin in open status for normal use.

TSTPT_6

N14

Test pin 6 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Reserved for test output. Maintain this pin in open status for normal use.

No alternative use: Do not allow external logic to unintentionally pull this pin high to avoid

DLPC3470 controller operation in test mode.

TSTPT_7

N15

Test pin 7 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low.

Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of

RESETZ and then driven as an output.

Reserved for test output. Maintain this pin in open status for normal use.

DLPC3470 bảng dữ liệu(PDF) 6 Page - Texas Instruments

DLPC3470 bảng dữ liệu(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL