DLPC3470 datasheet(17/70 Pages) TI1

17 / 70 page

DLPC3470

www.ti.com

DLPS110 – APRIL 2018

Product Folder Links: DLPC3470

Submit Documentation Feedback

(1)

Assumes 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT or HVT cells

(2)

Programmable host and flash I/O are at minimum voltage (that is 1.8 V) for this typical scenario.

(3)

Max currents column use typical motion video as the input. The typical currents column uses SMPTE color bars as the input.

(4)

Some applications (that is, high-resolution 3D) may be forced to use 1-oz copper to manage ASIC package heat.

(5)

Assumes typical case power PVT condition = nominal process, typical voltage, typical temperature (55°C junction). WVGA resolution.

(6)

Input image is 854 × 480 (WVGA) 24-bits on the parallel interface at the frame rate shown with 0.2-inch WVGA DMD.

(7)

In normal mode

(8)

Assumes worse case power PVT condition = corner process, high voltage, high temperature (105°C junction), WVGA resolution

6.5 Electrical Characteristics over Recommended Operating Conditions

see

(1) (2) (3) (4) (5) (6)

PARAMETER

TEST CONDITIONS(7)

MIN

TYP(5)(6) MAX(8)(6)

UNIT

V(VDD) +

V(VDDLP12)

Core current 1.1 V (main 1.1 V)

IDLE disabled, WVGA, 60 Hz

106

232.2

IDLE enabled, WVGA, 60 Hz

IDLE disabled, WVGA, 120 Hz

252.9

V(VDD_PLLM)

MCG PLL 1.1-V current

IDLE disabled, WVGA, 60 Hz

IDLE enabled, WVGA, 60 Hz

IDLE disabled, WVGA, 120 Hz

V(VDD_PLLD)

DCG PLL 1.1-V current

IDLE disabled, WVGA, 60 Hz

IDLE enabled, WVGA, 60 Hz

IDLE disabled, WVGA, 120 Hz

V(VCC18)

All 1.8-V I/O current:

(1.8-V power supply for all I/O other than

the host or parallel interface and the SPI

flash interface. This includes sub-LVDS

DMD I/O, RESETZ, PARKZ LED_SEL,

CMP, GPIO, IIC1, TSTPT, and JTAG

pins)

IDLE disabled, WVGA, 60 Hz

7.8

9.6

IDLE enabled, WVGA, 60 Hz

IDLE disabled, WVGA, 120 Hz

10.25

12.62

V(VCC_INTF)

Host or parallel interface I/O current: 1.8

to 3.3 V (includes IIC0, PDATA, video

syncs, and HOST_IRQ pins)

IDLE disabled, WVGA, 60 Hz

1.1

1.5

IDLE disabled, WVGA, 120 Hz

1.22

1.5

V(VCC_FLSH)

Flash interface I/O current:1.8 to 3.3 V

IDLE disabled, WVGA, 60 Hz

0.6

1.01

IDLE disabled, WVGA, 120 Hz

0.82

1.01

DLPC3470 bảng dữ liệu(PDF) 17 Page - Texas Instruments

DLPC3470 bảng dữ liệu(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL