ATPL00B datasheet(46/152 Pages) ATMEL

46 / 152 page

Atmel ATPL00B [datasheet]

43028A-ATPL - 9/12

Table 4-13. P3, P4, P5 ports Alternate Functions

Alternate Function

P3.0

RxD (serial port 0 input)

P3.1

TxD (serial port 0 output)

P3.2

INT0 (external interrupt 0)

P3.3

INT1 (external interrupt 1)

P3.4

T0 (timer 0 external input)

P3.5

T1 (timer 1 external input)

P3.6

WR(external data memory write strobe)

P3.7

RD (external data memory read strobe)

P4.0

RxD (serial port 2 input)

P4.1

TxD (serial port 2 output)

P4.2

SS1 (SPI1 slave select input)

P4.3

SPICLK1 (SPI1 clock input/output)

P4.4

MOSI1 (SPI1 master out / slave in data)

P4.5

MISO1 (SPI1 master in / slave out data

P4.6

T2 (timer 2 input/output)

P4.7

T2EX (timer 2 external input)

P5.0

SS (SPI0 slave select input)

P5.1

SPICLK (SPI0 clock input/output)

P5.2

MOSI (SPI0 master output / slave input data)

P5.3

MISO (SPI0 master input / slave output data)

P5.4

RxD (serial port 1 input)

P5.5

TxD (serial port 1 output)

Note:

To use an Alternate Function the corresponding bit (or bits) in the SFR must contain a 1.

4.7.1

I/O Configurations

Figure 4-13 and Figure 4-14 show a functional diagram of bit register and I/O buffer in each of the four ports. The level

of the port pin is placed on the internal bus and instructions can read the port pin value or the SFR register value.

If a bit in a register with AOF (Alternate Output Function) contains a 1, then the output level is controlled by the signal

labeled “Alternate Output function”.

Figure 4-13. Pins with AOF structure

ATPL00B bảng dữ liệu(PDF) 46 Page - ATMEL Corporation

ATPL00B bảng dữ liệu(HTML) 46 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL