# W5100S Ethernet Controller

## Features

· Connectivity: Supports both SPI and Parallel System BUS interfaces.
· Protocols: TCP, UDP, ICMP, ARP, IGMP, PPPoE, WOL.
· Sockets: 4 independent sockets for simultaneous use.
· Memory: 16KB internal memory (TX/RX buffers).
· PHY: Integrated 10/100 Ethernet MAC and PHY.
· Power: 3.3V operation, 5V I/O tolerance, Power Down Mode, Wake on LAN.
· Package: 48-Pin LQFP & QFN lead-free packages.
· Auto Negotiation: Supports auto-negotiation (Full/Half Duplex, 10/100Base-T) & Auto-MDIX.

## Target Applications

· Home Network Devices (Set-Top Boxes, PVRs).
· Serial/Parallel-to-Ethernet conversion.
· USB-to-Ethernet devices.
· GPIO-to-Ethernet Sensors
· Security Systems (DVRs, Cameras).
· Factory/Building/Home Automation.
· IoT Devices.

## Memory Map

· Common Registers: Control and status registers for the chip.
· Socket Registers: Registers specific to each socket (TX/RX control, status).
· TX/RX Buffers: Memory for storing data.

## Host Interface

· SPI Mode: Supports SPI communication with configurable clock speeds.
· Parallel Bus Mode: Offers higher speed communication using address and data signals.

## Registers (Examples)

· MR (Mode Register): Configures operational modes.
· GWR (Gateway IP Address Register): Stores the gateway IP address.
· SUBR (Subnet Mask Register): Stores the subnet mask.
· Sn_MR (Socket n Mode Register): Socket-specific mode control.
· Sn_CR (Socket n Command Register): Socket command control.



14 / 110 W5100S Datasheet Version1.2.5