ACEX1 datasheet(56/86 Pages) ETC

56 / 86 page

Altera Corporation

ACEX 1K Programmable Logic Device Family Data Sheet

Table 24. EAB Timing Microparameters

Note (1)

Symbol

Parameter

Conditions

tEABDATA1

Data or address delay to EAB for combinatorial input

tEABDATA2

Data or address delay to EAB for registered input

tEABWE1

Write enable delay to EAB for combinatorial input

tEABWE2

Write enable delay to EAB for registered input

tEABRE1

Read enable delay to EAB for combinatorial input

tEABRE2

Read enable delay to EAB for registered input

tEABCLK

EAB register clock delay

tEABCO

EAB register clock-to-output delay

tEABBYPASS

Bypass register delay

tEABSU

EAB register setup time before clock

tEABH

EAB register hold time after clock

tEABCLR

EAB register asynchronous clear time to output delay

tAA

Address access delay (including the read enable to output delay)

tWP

Write pulse width

tRP

Read pulse width

tWDSU

Data setup time before falling edge of write pulse

(5)

tWDH

Data hold time after falling edge of write pulse

(5)

tWASU

Address setup time before rising edge of write pulse

(5)

tWAH

Address hold time after falling edge of write pulse

(5)

tRASU

Address setup time before rising edge of read pulse

tRAH

Address hold time after falling edge of read pulse

tWO

Write enable to data output valid delay

tDD

Data-in to data-out valid delay

tEABOUT

Data-out delay

tEABCH

Clock high time

tEABCL

Clock low time

ACEX1 bảng dữ liệu(PDF) 56 Page - List of Unclassifed Manufacturers

ACEX1 bảng dữ liệu(HTML) 56 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL