PC87372 datasheet(68/144 Pages) NSC

68 / 144 page

5.0 General-Purpose Input/Output (GPIO) Ports (Continued)

www.national.com

Revision 1.2

5.4.3

GPIO Data Out Register (GPDO)

Power Well: VSB3

Location:

Device specific

Type:

R/W or RO

5.4.4

GPIO Data In Register (GPDI)

Power Well: VSB3

Location:

Device specific

Type:

Bit

76543210

Name

DATAOUT

Reset

11111111

Bit

Description

7-0

DATAOUT (Data Out). Bits 7-0 correspond to pins 7-0 of the speciﬁc Port. The value of each bit determines the

value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit latches the

written data unless the bit is locked by the GPCFG register Lock bit. Reading the bit returns its value regardless

of the pin value and conﬁguration.

0: Corresponding pin driven to low

1: Corresponding pin driven or released (according to buffer type selection) to high (default)

Bit

76543210

Name

DATAIN

Reset

XXXXXXXX

Bit

Description

7-0

DATAIN (Data In). Bits 7-0 correspond to pins 7-0 of the speciﬁc Port. Reading each bit returns the value of the

corresponding GPIO pin. Pin conﬁguration and the GPDO register value may inﬂuence the pin value. Write is

ignored.

0: Corresponding pin level low

1: Corresponding pin level high

PC87372 bảng dữ liệu(PDF) 68 Page - National Semiconductor (TI)

PC87372 bảng dữ liệu(HTML) 68 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL