STW81200 datasheet(53/58 Pages) STMICROELECTRONICS

53 / 58 page

DocID025943 Rev 7

53/58

STW81200

Application information

8.2

Thermal PCB design considerations

The STW81200 QFN package offers a low thermal resistance (

θJC ~3°C/W on a JEDEC

Multi-Layer Board). Preferred thermal flow in QFN package is through the bottom central

pad.

The central thermal pad provides a solderable surface on the top of the PCB (for soldering

the package die paddle on the board). Thermal vias are needed to provide a thermal path to

the inner and bottom layers of the PCB in order to remove/dissipate the heat. The size of the

thermal pad can be matched with the exposed die paddle, or it may be smaller taking into

consideration clearance for vias to route the inner row signals.

A PCB can be designed to achieve a thermal impedance of 2 to 4°C/W through a 1.6 mm

(.063”) thick FR-4 type PCB (a reliable, low cost solution).

For example the ST EVAL KIT uses a 0.8 mm thick PCB with a thermal impedance of

~50°C/W for a single via filled with solder. 25 vias are used, giving a thermal impedance of

~2°C/W with solder-filled vias (50°C/W divided by 25 vias).

Using a plate on the underside of the PCB (a common solution in STW81200 applications,

as the plate is typically the metal housing of the application assembly) brings the total

thermal resistance (junction to housing in the customer application) below 10°C/W.

As the typical power dissipation of the STW81200 is approximately 1.5 W, at maximum

specified ambient temperature (85°C) a junction temperature of less than 100°C is

attainable. This is well below the maximum specified value (125°C) to ensure safe operation

of the STW81200 in worst-temperature conditions.

The ST EVAL KIT is not provided with additional heatsinking, and the thermal resistance

(

θJA) measured in the EVAL BOARD is ~30°C/W.

STW81200 bảng dữ liệu(PDF) 53 Page - STMicroelectronics