| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPC560P50L5 bảng dữ liệu(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC560P50L5 bảng dữ liệu(HTML) 17 Page - STMicroelectronics |
|
17 / 112 page ![]() SPC560P44Lx, SPC560P50Lx Introduction Doc ID 14723 Rev 9 17/112 1.5.9 Frequency-modulated phase-locked loop (FMPLL) The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable. The PLL has the following major features: ● Input clock frequency: 4–40 MHz ● Maximum output frequency: 64 MHz ● Voltage controlled oscillator (VCO)—frequency 256–512 MHz ● Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock ● Frequency-modulated PLL – Modulation enabled/disabled through software – Triangle wave modulation ● Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency ● Self-clocked mode (SCM) operation 1.5.10 Main oscillator The main oscillator provides these features: ● Input frequency range: 4–40 MHz ● Crystal input mode or oscillator input mode ● PLL reference 1.5.11 Internal RC oscillator This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage. The RC oscillator provides these features: ● Nominal frequency 16 MHz ● ±5% variation over voltage and temperature after process trim ● Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL ● RC oscillator is used as the default system clock during startup 1.5.12 Periodic interrupt timer (PIT) The PIT module implements these features: ● 4 general purpose interrupt timers ● 32-bit counter resolution ● Clocked by system clock frequency ● Each channel can be used as trigger for a DMA request |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |