MPC823 datasheet(31/74 Pages) MOTOROLA

31 / 74 page

Communication Processor Module

MOTOROLA

MPC823 REFERENCE MANUAL

16-409

If both the REN and TEN bits are set in the SMCMR, the first falling edge of the SMSYNx

pin causes both the transmitter and receiver to achieve synchronization. To resynchronize

the transmitter or receiver, the SMCx transmitter/receiver can be disabled and reenabled

and the SMSYNx pin can be used again to resynchronize the transmitter or receiver. Refer

to Section 16.11.5 Disabling the SMCs On-the-Fly for a description of how to safely

disable and reenable a serial management controller. Simply clearing and setting the TEN

bit may not be sufficient.

Figure 16-118. SMSYNx Pin Synchronization

SMRXD

SMC1 RECEIVE DATA

SMTXD

SMSYNx

SMCLK

TEN

SET

HERE

TX FIFO

LOADED

APPX.

HERE

SMSYNx

DETECTED

LOW HERE

SMCLK

SMSYNx

REN SET

HERE OR

ENTER

HUNT MODE

COMMAND

ISSUED

FIRST BIT OF

RECEIVE

DATA (LSB)

1s ARE SENT

SMSYNx

DETECTED

LOW HERE

SMC1 TRANSMIT DATA

FIRST BIT OF

FIRST 5-BIT

TRANSMIT

CHARACTER

(LSB)

NOTES:

1. SMCLK is an internal clock derived from an external clock pin or a baud rate generator.

2. This example shows the SMC receiver and transmitter enabled separately. If the REN

and TEN bits were set at the same time, a single falling edge of SMSYNx would

synchronize both.

FIVE 1s

ASSUME

CHARACTER

LENGTH

EQUALS 5

TRANSMISSION

COULD BEGIN

HERE IF TX FIFO

NOT LOADED IN

TIME

FIVE 1s ARE SENT

MPC823 bảng dữ liệu(PDF) 31 Page - Motorola, Inc

MPC823 bảng dữ liệu(HTML) 31 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

bảng dữ liệu tải về

Link URL