MT9072AB datasheet(175/275 Pages) ZARLINK

175 / 275 page

MT9072

Data Sheet

175

Zarlink Semiconductor Inc.

T2OP

(0)

T2o Polarity. If one, the TxCL pin will output a 2.048 MHz clock whose rising edge is in the center

of the transmitted PCM30 bit cell at the TPOS and TNEG transmit pins. This clock is equivalent to

the internal ST-BUS C2 clock. If zero, the TxCL pin will output a 2.048 MHz clock whose falling

edge is in the center of the transmitted PCM30 bit cell at the TPOS and TNEG transmit pins. This

clock is equivalent to the internal ST-BUS C2 clock.

MFBE

(0)

Transmit Multiframe Boundary Enable. If one, the TxMF pin will be enabled. If zero, the TxMF

pin will be disabled. See the TxMF pin description.

10 Tx8KEN Transmit 8 KHz Enable. If one, the pin RxMF transmits a positive 8 KHz frame pulse synchronous

with the serial data stream transmit on TPOS/TNEG. If zero, the pin RxMF transmits a negative

frame pulse synchronous with the multiframe boundary of data coming out of DSTo.

SPND

(0)

Suspend Interrupts. If zero, the selected framers contribution to the IRQ pin output will be a high

impedance state, but all interrupt status registers will continue to be updated. If one, the selected

framers contribution to the IRQ output will be normal operation.

8INTA

(0)

Interrupt Acknowledge. If zero, all interrupt and latched status registers are cleared and the

selected framers contribution to the IRQ pin output will be a high impedance state. If one, all

interrupt status registers and the selected framers contribution to the IRQ output will be normal

operation.

7CLKE

(0)

Clock Edge. If one then the NRZ data (RPOS/RNEG) is sampled on the rising edge of EXCLi and

transmitted on the falling edge of EXCLi. This selection is only applicable in NRZ mode.

THDB3

(0)

THDB3 (High Density Bipolar 3) Encoding. If zero, HDB3 encoding is enabled in the transmit

direction. If one, AMI (Alternate Mark Inversion) signal without HDB3 encoding is enabled in the

transmit direction.

5RxBFE

(0)

Receive Basic Frame Enable. If one, the RxBF pin operates normally. If zero, the RxBF pin is low.

4RxDO

(0)

Receive DSTo All Ones. If one, the DSTo pin operates normally. If zero, all timeslots (0-31) of

DSTo are set to one.

3RxCO

(0)

Receive CSTo All Ones. If one, the CSTo pin operates normally. If zero, all timeslots (0-31) of

CSTo are set to one.

2CSToE

(0)

Output CSTo Enable. If one, the CSTo pin operates normally. If zero, CSTo will be at high

impedance. In 8.192 Mbit/s mode all CSToE for all framers have to be 0 to obtain high impedance.

1DSToE

(0)

Output DSTo Enable. If one, the DSTo pin operates normally. If zero, DSTo will be at high

impedance.

MFSEL

(0)

Multiframe Select. This bit determines which receive multiframe signal (CRC-4 or signaling) the

frame pulse at the RxMF pin is aligned with. If zero, the frame pulse at the RxMF pin is aligned with

the receive channel associated signaling (CAS) multiframe; if one, the receive CRC-4 multiframe.

See Figures 55 & 58.

Bit

Name

Functional Description

Table 144 - Interrupts and I/O Control Register (R/W Address Y02) (E1)

MT9072AB bảng dữ liệu(PDF) 175 Page - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 175 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL