TUSB7320 datasheet(9/117 Pages) TI1

9 / 117 page

TUSB7320, TUSB7340

www.ti.com

SLLSE76M – MARCH 2011 – REVISED JULY 2015

6.4 Thermal Information

TUSB7320, TUSB7340

THERMAL METRIC(1)

RKM (WQFN-MR)

UNIT

100 PINS

RθJA

Junction-to-ambient thermal resistance

25.6

°C/W

RθJC(top)

Junction-to-case (top) thermal resistance

9.5

°C/W

RθJB

Junction-to-board thermal resistance

15.2

°C/W

ψJT

Junction-to-top characterization parameter

0.1

°C/W

ψJB

Junction-to-board characterization parameter

7.5

°C/W

RθJC(bot)

Junction-to-case (bottom) thermal resistance

0.4

°C/W

(1)

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report, SPRA953.

6.5 3.3-V I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER

OPERATION

TEST CONDITIONS

MIN

MAX

UNIT

VIH

High-level input voltage(1)

VDD33

0.8

VIL

Low-level input voltage(1)

VDD33

JTAG pins only

0.55

Input voltage

VDD33

Output voltage(2)

VDD33

Input transition time (trise and tfall)

Vhys

Input hysteresis(3)

0.13 VDD33

VOH

High-level output voltage

VDD33

IOH = -4 mA

2.4

VOL

Low-level output voltage

VDD33

IOL = 4 mA

0.4

IOZ

High-impedance, output current(2)

VDD33

VI = 0 to VDD33

±20

µA

High-impedance, output current with internal pullup

IOZP

VDD33

VI = 0 to VDD33

±225

µA

or pulldown resistor(4)

Input current(5)

VDD33

VI = 0 to VDD33

±15

µA

(1)

Applies to external inputs and bidirectional buffers.

(2)

Applies to external outputs and bidirectional buffers.

(3)

Applies to PERST, GRST, and PME.

(4)

Applies to GRST (pullup) and most GPIO (pullup).

(5)

Applies to external input buffers.

6.6 Input Clock Specification

See External Clock.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Operational

Frequency Tolerance

±50

ppm

Temperature

Frequency Stability

1 year aging

±100

ppm

Rise / Fall Time

20% - 80%

Reference Clock RJ with JTF (1 sigma)

(1) (2)

0.8

Reference Clock TJ with JTF (total p-p)

(2) (3)

Reference Clock Jitter

(absolute p-p)(4)

(1)

Sigma value assuming Gaussian distribution.

(2)

After application of JTF.

(3)

Calculated as 14.1 x RJ+DJ

(4)

Absolute phase jitter (p-p)

Submit Documentation Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7320 bảng dữ liệu(PDF) 9 Page - Texas Instruments

TUSB7320 bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL