TUSB7320 datasheet(36/117 Pages) TI1

36 / 117 page

TUSB7320, TUSB7340

SLLSE76M – MARCH 2011 – REVISED JULY 2015

www.ti.com

7.5.1.32 MSI Upper Message Address Register

This register contains the upper 32 bits of the address that a MSI message is written to when an interrupt is to be

signaled. If this register is 0000 0000h, 32-bit addressing is used; otherwise, 64-bit addressing is used.

PCI register offset: 50h

Default value: 0000 0000h

Table 47. PCI Register 4Ch

Bit

No.

Reset

State

Bit

No.

Reset

State

7.5.1.33 MSI Message Data Register

This 16-bit register contains the data that software programmed the device to send when it sends a MSI

message.

PCI register offset: 54h

Default value: 0000h

Table 48. PCI Register 54h

Bit

No.

Reset

State

Table 49. MSI Message Data Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

System Specific Message. This field contains the portion of the message

15:4

MSG

that the TUSB73X0 can never modify.

Message Number. This portion of the message field may be modified to

contain the message number if multiple messages are enabled. The

number of bits that are modifiable depends on the number of messages

enabled in the Message Control Register.

1 Message – No message data bits can be modified

3:0

MSG_NUM

2 messages – Bit 0 can be modified

4 messages – Bits 0:1 can be modified

8 messages – Bits 0:2 can be modified

16 messages – Bits 0:3 can be modified

32 messages – Bits 0:4 can be modified

Submit Documentation Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7320 bảng dữ liệu(PDF) 36 Page - Texas Instruments

TUSB7320 bảng dữ liệu(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL