BQ76PL455APFCT datasheet(91/125 Pages) TI1

91 / 125 page

bq76PL455A

www.ti.com

SLUSCL0A – SEPTEMBER 2016 – REVISED OCTOBER 2016

Product Folder Links: bq76PL455A

Submit Documentation Feedback

7.6.3.71 VSOFFSET 0xD2 (210) Cell Offset Correction

BIT

NAME

DESCRIPTION

[7:0]

CCOFFSET

User offset-adjustment register for VSENSE cell voltage channels. This 2's complement value will be

added to all cell voltage channels. The range is approximately –9.77 mV to 9.69 mV in 255 steps.

The offset is approximately equal to (5 V × CCOFFSET / 216). It can be used to compensate for

offsets induced by the user design or PCB mounting.

7.6.3.72 VSGAIN 0xD3 (211) Cell Gain Correction

BIT

NAME

DESCRIPTION

[7:0]

CCGAIN

User gain-adjustment register for VSENSE cell voltage channels. This is a 2's complement value

where positive values represent a gain > 1.0 and negative values represent a gain < 1.0, and is

applied to all cell voltage channels.

The range is approximately –9.77 mV to 9.69 mV full scale in 255 steps. The gain correction is

approximately equal to (input value × (1 + CCGAIN / 216)). It can be used to compensate for gain

error induced by the user design (such as larger values of input resistor) or PCB mounting.

7.6.3.73 AX0OFFSET 0xD4–D5 (212–213) AUX0 Offset Correction

BIT

NAME

DESCRIPTION

[15:10]

RSVD

Reserved — always write/read as zero

[9:0]

AUX_COFFSET0

User offset-adjustment register for AUX0 input. This 2's complement value will be added to the AUX

channel. The range is approximately –38.99 mV to 39.06 mV full scale in 1023 steps. The offset is

approximately equal to (5 V × AUXCOFFSET0 / 216). See Section AUX Channel Post-Assembly

Calibration Adjustment for details. It can be used to compensate for offsets induced by the user

design or PCB mounting.

7.6.3.74 AX1OFFSET 0xD6–D7 (214–215) AUX1 Offset Correction

BIT

NAME

DESCRIPTION

[15:10]

RSVD

Reserved — always write/read as zero

[9:0]

AUX_COFFSET1

User offset-adjustment register for AUX0 input. This 2's complement value will be added to the AUX

channel. The range is approximately –38.99 mV to 39.06 mV full scale in 1023 steps. The offset is

approximately equal to (5 V × AUXCOFFSET1 / 216). See Section AUX Channel Post-Assembly

Calibration Adjustment for details. It can be used to compensate for offsets induced by the user

design or PCB mounting.

7.6.3.75 AX2OFFSET 0xD8–D9 (216–217) AUX2 Offset Correction

BIT

NAME

DESCRIPTION

[15:10]

RSVD

Reserved — always write/read as zero

[9:0]

AUX_COFFSET2

User offset-adjustment register for AUX0 input. This 2's complement value will be added to the AUX

channel. The range is approximately –38.99 mV to 39.06 mV full scale in 1023 steps. The offset is

approximately equal to (5 V × AUXCOFFSET2 / 216). See Section AUX Channel Post-Assembly

Calibration Adjustment for details. It can be used to compensate for offsets induced by the user

design or PCB mounting.

7.6.3.76 AX3OFFSET 0xDA–DB (218–219) AUX3 Offset Correction

BIT

NAME

DESCRIPTION

[15:10]

RSVD

Reserved — always write/read as zero

[9:0]

AUX_COFFSET3

User offset-adjustment register for AUX0 input. This 2's complement value will be added to the AUX

channel. The range is approximately –38.99 mV to 39.06 mV full scale in 1023 steps. The offset is

approximately equal to (5 V × AUXCOFFSET3 / 216). See Section AUX Channel Post-Assembly

Calibration Adjustment for details. It can be used to compensate for offsets induced by the user

design or PCB mounting.

BQ76PL455APFCT bảng dữ liệu(PDF) 91 Page - Texas Instruments

BQ76PL455APFCT bảng dữ liệu(HTML) 91 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL