| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
BQ76PL455APFCT bảng dữ liệu(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ76PL455APFCT bảng dữ liệu(HTML) 9 Page - Texas Instruments |
|
9 / 125 page ![]() 9 bq76PL455A www.ti.com SLUSCL0A – SEPTEMBER 2016 – REVISED OCTOBER 2016 Product Folder Links: bq76PL455A Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated (1) Time measured from VP falling below threshold until the part enters SHUTDOWN, or from the part attempting to exit SHUTDOWN (wakeup) until re-entering SHUTDOWN. 6.6 VP 5.3-V Supply Regulation Voltage Characteristics stated using NPN transistor in circuit rated at BVCEO > 100V, β ≥ 100 at 5 mA, Base-Collector C ≤ 35 pF, ICOLLECTOR > 100 mA, RCOLLECTOR = 400 Ω. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VPVR Regulated Voltage 5.1 5.3 5.5 V INPNB External NPN base drive current 0.5 mA VPSD_DLY VP/VDIG delay before SHUTDOWN(1) 30 75 160 ms (1) Internal node only, no external access. This parameter is for internal measurement and verification purposes only. 6.7 VDD18 1.8-V Internal Digital Supply (1) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VDD18VO VDD18 Output voltage(1) As measured by internal ADC 1.7 1.8 1.9 V (1) VDIG internally connected to V5VAO in IDLE mode. 6.8 V5VAO Analog Supply PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V5VAOSD Output Voltage Power state: SHUTDOWN, VP = VDIG = VIO = 0 V 4 4.7 5.3 V V5VAOIDLE Output Voltage Power state: IDLE(1), unloaded VDIG – 0.5 VDIG V 6.9 VM –5-V Integrated Charge Pump PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VMVM_ON VM Output Voltage –5.5 –5 –4.5 V fCP Charge pump switching frequency 375 kHz VMTRIP VM low-voltage monitor trip point –3.8 V VMVO Measured value read back from ADC VM monitor –5.56 –5 –4.54 V 6.10 Analog-to-Digital Converter (ADC): Analog Front End All ADC specifications stated are for the sampling intervals and register settings shown in Table 3. A 390-pF capacitor is on pin OUT1. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT OUT1RANGE Pin OUT1 Analog Front End / Level Shifter output voltage range 0 VP V ROUT_PIN OUT1 pin internal series resistance 1 1.2 1.35 kΩ |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |