| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PC87365 bảng dữ liệu(PDF) 33 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87365 bảng dữ liệu(HTML) 33 Page - National Semiconductor (TI) |
|
33 / 215 page ![]() 2.0 Device Architecture and Configuration (Continued) 33 www.national.com 2.2.2 Banked Logical Device Registers Structure Each functional block is associated with a Logical Device Number (LDN). The configuration registers are grouped into banks, where each bank holds the standard configuration registers of the corresponding logical device. Table 6 shows the LDN values of the PC87365 functional blocks. Figure 2 shows the structure of the standard configuration register file. The SuperI/O control and configuration registers are not banked and are accessed by the Index-Data register pair only, as described above. However, the device control and device configuration registers are duplicated over 13 banks for 13 logical devices. Therefore, accessing a specific register in a specific bank is performed by two dimensional indexing, where the LDN register selects the bank (or logical device) and the Index register selects the register within the bank. Accessing the Data register while the Index register holds a value of 30h or higher results in a physical access to the Logical Device Configuration registers currently pointed to by the Index register, within the logical device currently selected by the LDN register. Figure 2. Structure of the Standard Configuration Register File Table 6. Logical Device Number (LDN) Assignments Write accesses to unimplemented registers (i.e., accessing the Data register while the Index register points to a non-existing register) are ignored and read returns 00h on all addresses except for 74h and 75h (DMA configuration registers), which returns 04h (indicating no DMA channel is active). The configuration registers are accessible immediately after reset. LDN Functional Block 00h Floppy Disk Controller (FDC) 01h Parallel Port (PP) 02h Serial Port 2 with IR (SP2) 03h Serial Port 1 (SP1) 04h System Wake-Up Control (SWC) 05h Keyboard and Mouse Controller (KBC) - Mouse interface 06h Keyboard and Mouse Controller (KBC) - Keyboard interface 07h General-Purpose I/O (GPIO) Ports 08h ACCESS.bus Interface (ACB) 09h Fan Speed Control and Monitor (FSCM) 0Ah WATCHDOG Timer (WDT) 0Dh Voltage Level Monitor (VLM) 0Eh Temperature Sensor (TMS) 07h 20h 30h 60h 75h FEh Logical Device Number Register SuperI/O Configuration Registers Logical Device Control Register Standard Logical Device Special (Vendor-defined) Configuration Registers Banks 2Fh F0h Bank Select 63h 74h 70h 71h Configuration Registers (One per Logical Device) Logical Device |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |