LM93 datasheet(20/92 Pages) NSC

20 / 92 page

14.0 SMBus Interface (Continued)

14.5.2 Block Command Code Summary

Block command codes control the block read and write operations of the LM93 as summarized in the following table:

Command Code Name

Value

Description

Block Write Command

F0h

SMBus Block Write Command Code

Block Read Command

F1h

SMBus Block Write/Read Process Call

Fixed Block 0

F2h

Fixed Block Read Command Code: address 40h, size 8 bytes

Fixed Block 1

F3h

Fixed Block Read Command Code: address 48h, size 8 bytes

Fixed Block 2

F4h

Fixed Block Read Command Code: address 50h, size 6 bytes

Fixed Block 3

F5h

Fixed Block Read Command Code: address 56h, size 16 bytes

Fixed Block 4

F6h

Fixed Block Read Command Code: address 67h, size 4 bytes

Fixed Block 5

F7h

Fixed Block Read Command Code: address 6Eh, size 8 bytes

Fixed Block 6

F8h

Fixed Block Read Command Code: address 78h, size 12 bytes

Fixed Block 7

F9h

Fixed Block Read Command Code: address 90h, size 32 bytes

Fixed Block 8

FAh

Fixed Block Read Command Code: address B4h, size 8 bytes

Fixed Block 9

FBh

Fixed Block Read Command Code: address C8h, size 8 bytes

Fixed Block 10

FCh

Fixed Block Read Command Code: address D00h, size 16 bytes

Fixed Block 11

FDh

Fixed Block Read Command Code: address E5h, size 9 bytes

14.5.3 Write Operations

The LM93 supports the following SMBus write protocols.

14.5.3.1 Write Byte

In this operation the master device sends an address byte and one data byte to the slave device, as follows:

The master device asserts a START condition.

The master sends the 7-bit slave address followed by the write bit (low).

The addressed slave device asserts ACK.

The master sends a command code (register address).

The slave asserts ACK.

The master sends the data byte.

The slave asserts ACK.

The master asserts a STOP condition to end the transaction.

5678

Slave

Address

Data

Byte

14.5.3.2 Write Word

In this operation the master device sends an address byte and two data bytes to the slave device, as follows:

The master device asserts a START condition.

The master sends the 7-bit slave address followed by the write bit (low).

The addressed slave device asserts ACK.

The master sends a command code (register address).

The slave asserts ACK.

The master sends the low data byte.

The slave asserts ACK.

The master sends the high data byte.

The slave asserts ACK.

10. The master asserts a STOP condition to end the transaction.

910

Slave

Address

Data Byte

Low

Data Byte

High

LM93 bảng dữ liệu(PDF) 20 Page - National Semiconductor (TI)

LM93 bảng dữ liệu(HTML) 20 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL