VT82C596 datasheet(15/96 Pages) ETC

15 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-9-

Pinouts

7HFKQRORJLHV ,QF

:H &RQQHFW

UltraDMA-33 / 66 Enhanced IDE Interface

Signal Name

Pin #

I/O

Signal Description

PDRDY /

PDDMARDY# /

PDSTROBE

G20

EIDE Mode:

Primary I/O Channel Ready. Device ready indicator

UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device

may assert PDDMARDY# to pause output transfers

Primary Device Strobe. Input data strobe (both edges). The

device may stop PDSTROBE to pause input data transfers

SDRDY /

SDDMARDY# /

SDSTROBE

D16

EIDE Mode:

Secondary I/O Channel Ready. Device ready indicator

UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The

device may assert SDDMARDY# to pause output transfers

Secondary Device Strobe. Input data strobe (both edges). The

device may stop SDSTROBE to pause input data transfers

PDIOR# /

PHDMARDY# /

PHSTROBE

F17

EIDE Mode:

Primary Device I/O Read. Device read strobe

UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control.

The host may assert PHDMARDY# to pause input transfers

Primary Host Strobe. Output data strobe (both edges). The

host may stop PHSTROBE to pause output data transfers

SDIOR# /

SHDMARDY# /

SHSTROBE

C16

EIDE Mode:

Secondary Device I/O Read. Device read strobe

UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host

may assert SHDMARDY# to pause input transfers

Host Strobe B. Output strobe (both edges). The host may stop

SHSTROBE to pause output data transfers

PDIOW# /

PSTOP

F16

EIDE Mode:

Primary Device I/O Write. Device write strobe

UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to

initiation of an UltraDMA burst; negated by the host before data

is transferred in an UltraDMA burst. Assertion of STOP by the

host during or after data transfer in UltraDMA mode signals the

termination of the burst.

SDIOW# /

SSTOP

B16

EIDE Mode:

Secondary Device I/O Write. Device write strobe

UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to

initiation of an UltraDMA burst; negated by the host before data

is transferred in an UltraDMA burst. Assertion of STOP by the

host during or after data transfer in UltraDMA mode signals the

termination of the burst.

PDDRQ

F18

Primary Device DMA Request. Primary channel DMA request

SDDRQ

A16

Secondary Device DMA Request. Secondary channel DMA request

PDDACK#

G19

Primary Device DMA Acknowledge. Primary channel DMA acknowledge

SDDACK#

A17

Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge

VT82C596 bảng dữ liệu(PDF) 15 Page - List of Unclassifed Manufacturers

VT82C596 bảng dữ liệu(HTML) 15 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL